Circuit for glitchless switching between asynchronous clocks

Details Circuit for glitchless switching between asynchronous clocks Circuit for glitchless switching between asynchronous clocks

2011-05-17

2011-05-17

Chang, Daniel D (Department: 2819)

Electronic digital logic circuitry

Clocking or synchronizing of logic stages or gates

C326S016000, C327S298000

Reexamination Certificate

active

07944241

ABSTRACT:
A circuit for glitchless switching between asynchronous clocks includes a select circuit and enable circuits. The select circuit receives a selection signal for selecting one of the clock input signals and to generate enabling signals for activating the corresponding enable circuits on the basis of the current output signal. The feedback logic in the circuit ensures that at any given instance only one of the clock input signals is outputted so as to avoid the formation of glitches. The circuit can be applied to switches between any number of asynchronous clocks.

REFERENCES:
patent: 5155380 (1992-10-01), Hwang et al.
patent: 5315181 (1994-05-01), Schowe
patent: 5623223 (1997-04-01), Pasqualini
patent: 6265930 (2001-07-01), Walker et al.
patent: 6266780 (2001-07-01), Grundvig et al.
patent: 6275546 (2001-08-01), Miller et al.
patent: 6577169 (2003-06-01), Cheng
patent: 6593780 (2003-07-01), Lammers
patent: 63259711 (1988-10-01), None

Affiliated with

Also associated with

Rating

Circuit for glitchless switching between asynchronous clocks does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit for glitchless switching between asynchronous clocks, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit for glitchless switching between asynchronous clocks will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2701373