Circuit for generating non-overlapping two-phase clocks

Details Circuit for generating non-overlapping two-phase clocks Circuit for generating non-overlapping two-phase clocks

1988-10-21

1990-03-27

Miller, Stanley D.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307262, 3072471, 307480, H03K 513, H03L 700

Patent

active

049123408

ABSTRACT:
In order to provide for clocking master/slave flip-flops in complex circuits by means of non-overlapping two-phase clocks, a clock generator for providing two clocks signals for use with two-phase flip-flops, comprises a settable latch and a gating device. The settable latch has a data input connected to a reference source, a set input connected to receive one of the two clock signals and a clock input connected to receive the other of the two clock signals. The gating device has one input connected to receive such one of the two clock signals and a second input connected to the output of the settable latch. The output of the gating device, which corresponds to the other of the two clock signals, is connected to the clock input of the settable latch, the arrangement being such that when the settable latch has been set by a transition of the one clock signal resetting of the settable latch is enabled by the other clock signal. A digital circuit, for example an integrated circuit, may have a number of latches, each comprising, for example the first stage of a master/slave flip-flop, and such a clock generator for operating them. Preferably the latches are arranged in groups, conveniently as a macro sub-block, with a clock generator for operating each group. Preferably the settable latch is similar in construction to the latches being controlled.

REFERENCES:
patent: 3612906 (1971-10-01), Kennedy
patent: 3619793 (1971-11-01), Broome
patent: 4758737 (1988-07-01), Hirano
"Design and Analysis of a Hierarchical Clock Distribution System of Synchronous Standard Cell/Macrocell VLSI, IEEE Journal of Solid-State Circuits", vol. S.C.-21, No. 2, Apr. 1986.

Affiliated with

Also associated with

Rating

Circuit for generating non-overlapping two-phase clocks does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit for generating non-overlapping two-phase clocks, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit for generating non-overlapping two-phase clocks will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1652890