Circuit for generating column decoder enable signal in a semicon

Details Circuit for generating column decoder enable signal in a semicon Circuit for generating column decoder enable signal in a semicon

1994-08-22

1996-01-30

Nelms, David C.

Static information storage and retrieval

Read/write circuit

Differential sensing

365205, 36523006, G11C 702

Patent

active

054885850

ABSTRACT:
A circuit for generating a column decoder enable signal in a semiconductor device, capable of transmitting data on bit lines toward data bus lines at an optimum point in time, even when the fabrication process, the supply voltage, and the temperature used are varied. The circuit includes true and complementary dummy bit lines constructed in a normal cell array, each of the dummy bit lines including dummy cells, and a dummy bit line sensing amplifier connected to the true and complementary dummy bit lines and adapted to generate a column decoder enable signal using data from the true and complementary dummy bit lines.

REFERENCES:
patent: 5245584 (1993-09-01), Zampaglione et al.

Affiliated with

Also associated with

Rating

Circuit for generating column decoder enable signal in a semicon does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit for generating column decoder enable signal in a semicon, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit for generating column decoder enable signal in a semicon will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-160815