Circuit for conversion of shifted differential ECL voltage level

Details Circuit for conversion of shifted differential ECL voltage level Circuit for conversion of shifted differential ECL voltage level

1993-10-18

1995-04-25

Westin, Edward P.

Electronic digital logic circuitry

Interface

Logic level shifting

326121, H03K 190175

Patent

active

054102669

ABSTRACT:
A CMOS circuit for converting voltage levels between shifted differential ECL voltage level input signals and a CMOS voltage level signal. The ECL levels are referenced to the VDD voltage of the CMOS circuit and can be connected to ECL circuits that are connected between the CMOS VDD voltage and ground. The circuit has a pFET connected between a supply voltage and the output signal, and an nFET connected between the output signal and circuit ground. An inverted signal of the differential shifted ECL voltage input signals is connected to a gate of the nFET. A level shifting circuit connects the input signals to a gate of the pFET to ensure that it correctly drives the output signal when the input signals change logic levels.

REFERENCES:
patent: 4471242 (1984-09-01), Noufer
patent: 4779016 (1988-10-01), Sugiyama
patent: 4835419 (1989-05-01), Chappell
patent: 4841175 (1989-06-01), De Man
patent: 4996443 (1991-02-01), Tateno

Affiliated with

Also associated with

Rating

Circuit for conversion of shifted differential ECL voltage level does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit for conversion of shifted differential ECL voltage level, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit for conversion of shifted differential ECL voltage level will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1570303