Boots – shoes – and leggings
Patent
1993-03-22
1995-04-18
Bowler, Alyssa H.
Boots, shoes, and leggings
364DIG1, 3642319, 36423221, G06F 1516, G06F 1506
Patent
active
054086736
ABSTRACT:
A data processing apparatus includes a dual port data input register, first and second sequential ring counters, first and second register files, first and second data transfer circuits, a dual port data output register and N single bit processing elements. The dual port data input register has an M bit wide input port and an N bit wide output port. The first sequential ring counter cyclically selects one column of the data input register for input. The first data transfer circuit has a plurality of input segments, which are subsets of consecutive columns of the data input register. The first data transfer circuit transfers data from a selected row of the data input register to a selected row of the first register file for all columns of each input segment in a repetitive sequence of consecutive input segments in synchronism with said first sequential ring counter. The dual port data output register, the second register file, the second sequential ring counter and the second data transfer circuit are similarly organized to output data. Each of the N single bit processing elements is connected to a predetermined column of the first and second register files and capable of data processing operations under program control including data transfer to and from selected rows of said predetermined column of said first and second register files.
REFERENCES:
patent: 4520401 (1985-05-01), Takahashi
patent: 4636986 (1987-01-01), Pinkham
patent: 4639890 (1987-01-01), Heilveil et al.
patent: 4644502 (1987-02-01), Kawashima
patent: 4723226 (1988-02-01), McDonough et al.
patent: 4725987 (1988-02-01), Cates
patent: 4739474 (1988-04-01), Holsztynski et al.
patent: 4796224 (1989-01-01), Kawai et al.
patent: 4864399 (1989-09-01), Romesburg et al.
patent: 4939575 (1990-07-01), Childers
patent: 4941127 (1990-07-01), Hashimoto
patent: 4982279 (1991-01-01), Ishii et al.
patent: 4999814 (1991-03-01), Hashimoto
patent: 5040149 (1991-08-01), Ebihara et al.
patent: 5042014 (1991-08-01), Pinkham et al.
patent: 5099331 (1992-03-01), Truong
Fisher, Allan L., et al., Architecture of a VLSI SIMD Processing Element, IEEE International Conference on Circuits and Design, 1987, pp. 324-327.
van Rowermud, A. H. M., et al., A General-Purpose Programmable Video Signal Processor, ICCE 1989 VSP/Philips.
Chin, D., et al., The Princeton Engine: A Real-Time Video System Simulator, IEEE Transactions on Consumer Electronics, vol. 34, No. 2, May 1988, pp. 285-297.
Nakagawa, Shin-ichi, et al., A 50ns Video Signal Processor, IEEE International Solid-State Circuits Conference, Digest of Technical Papers, vol. XXXII, 1989, pp. 168-169, 328.
Kikuchi, Kouichi, et al., A Single-Chip 16-Bit 25ns Realtime Video/Image Signal Processor, IEEE ISSCC Digest of Technical Papers, vol. XXXII, 1989, pp. 170-171, 329.
Wilson, Stephens S., The Pixie-5000--A Systolic Array Processor, IEEE 1985, pp. 477-483.
Davis, Ronald, et al., Systolic Array Chip Matches the Pace of High-Speed Processing, Electronic Design, Oct. 21, 1984, pp. 207-218.
Hannaway, Wyndham, et al., Handling Real-Time Images Comes Naturally to Systolic Array Chip, Electronic Design, Nov. 15, 1984, pp. 289-300.
Smith, Jr., Winthrop W. et al., Systolic Array Chip Recognizes Visual Patterns Quicker Than A Wink, Electronic Design, Nov. 29, 1984, pp. 257-266.
Wallis, Lyle, Associative Memory Calls on the Talents of Systolic Array Chip, Electronic Design, Dec. 13, 1984, pp. 217-226.
Fisher, Allan L., et al, Real-Time Image Processing on Scan Line Array Processors, IEEE 1985, pp. 484-489.
Fisher, Allan L., Scan Line Array Processor For Image Computation IEEE 13th Annual International Symposium on Compu. Arch., Compu. Arch. News, vol. 14, No. 2, Jun. 1986, pp. 338-345.
Waltz, David L. Applications of the Connection Machine, IEEE Computer Magazine, Jan. 1987, pp. 85-97.
Webber, Donald M. et al., Circuit Simulation on the Connection Machine, 24th ACM/IEEE Design Automation Conference, 1987, pp. 108-113.
Hillis, W. Daniel, text book excerpt, The Connection Machine, The MIT Press series in artificial intelligence--Thesis (PH.D.)--MIT, 1985, pp. 18-28.
Fountain, T. J., text book, Integrated Technology for Parallel Image Processing, "Plans for the CLIP7 Chip", pp. 199-214, Chapter 13.
Gharachorloo, Nader, et al., A Super Buffer: A Systolic VLSI Graphics Engine for Real-Time Raster Image Generation, 1985 Chapel Hill Conference on VLSI, pp. 285-305.
Childers Jim
Miyaguchi Hiroshi
Bowler Alyssa H.
Donaghue L.
Donaldson Richard L.
Kesterson James C.
Marshall, Jr. Robert D.
LandOfFree
Circuit for continuous processing of video signals in a synchron does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit for continuous processing of video signals in a synchron, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit for continuous processing of video signals in a synchron will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-74871