Circuit design system and circuit design program

Details Circuit design system and circuit design program Circuit design system and circuit design program

2006-10-27

2009-10-06

Siek, Vuthe (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

Reexamination Certificate

active

07600203

ABSTRACT:
A circuit design system has: a storage unit in which a netlist is stored; a fault-candidate extracting module configured to extract equivalent fault class Gifrom the netlist; a judgment module configured to select a target node out of a plurality of nodes Ni1to Nijiincluded in the equivalent fault class Gi, wherein Jiis a number of nodes included in the equivalent fault class Gi; and an observation-point inserting module configured to update the netlist by inserting at least one observation point into the target node. The judgment module decides the target node based on the number Ji.

REFERENCES:
patent: 5638380 (1997-06-01), De
patent: 6072179 (2000-06-01), Paniccia et al.
patent: 6311317 (2001-10-01), Khoche et al.
patent: 6915494 (2005-07-01), Shigeta
patent: 2001-14370 (2001-01-01), None
patent: 2002-522770 (2002-07-01), None
Goundan et al., “Design of Totally Fault Locatable Combinational Networks”, IEEE Transactions on Computers, pp. 33-44, Jan. 1980.
I. Pomeranz et al., “Z-DFD: Design-For-Diagnosability Based on the Concept of Z-Detection”, Proceedings of International Test Conference 2004, Nov. 2004.
T. Terazawa et al., “The importance of physical synthesis for the advanced LSI process technology”, Technical Report of the Institute of Electronics, Information and Communication Engineers (IEICE), VLD2000-138, ICD2000-214, from p. 25, Mar. 2001.
M. Keating et al., “Reuse Methodology Manual for System-on-a-chip Designs”, ISBN: 1402071418, Springer Netherlands.
N. Kuji, “Methods for Improving the Placement Ratio of E-beam Testing Pads for Multilevel-wiring LSI Circuits”, Technical Report of the Institute of Electronics, Information and Communication Engineers (IEICE), vol. 103, No. 647 (ICD2003), pp. 23-28, Jan. 2004.
N. Kuji et al., “EB-Testing-Pad Method and its Evaluation by Actual Devices”, Proceedings of the Test Symposium 2001, Nov. 19-21, 2001, pp. 179-184.
J. Nonaka et al., “Evaluation of LVP observability in 90nm devices, and development of on-chip elements for LVP measurement”, Technical Report of the Institute of Electronics, Information and Communication Engineers (IEICE), vol. 104, No. 628 (ICD2004), pp. 7-12, Feb. 2005.
K. Miyase et al., “XID: Don't Care Identification of Test Patterns for Combinational Circuits”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 23, No. 2, 2004.

Affiliated with

Also associated with

Rating

Circuit design system and circuit design program does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit design system and circuit design program, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit design system and circuit design program will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4102109