Circuit design method and system therefor

Details Circuit design method and system therefor Circuit design method and system therefor

1992-10-08

1995-05-23

Bowler, Alyssa H.

Boots, shoes, and leggings

3642241, 3642242, 3642323, 3642643, 3642647, 3642678, 3642694, 364490, 364DIG1, 364DIG2, 364578, 395500, G06F 7544, G06F 1116, G06F 1520, G06F 1560

Patent

active

054189748

ABSTRACT:
A system and method for designing a structure such as a circuit. First the sensitivity of a circuit performance function (sensitivity data set - SDS) to at least one physical parameter is determined. Then, an estimated distribution of the design function calculated by using the SDS and random parameter values. Subsequently, the parameters corresponding to the estimated distribution was used to accurately calculate the tail. The tail is compared to a predetermined design objectives. If the objectives are not met, the design is modified and the calculation steps repeated until the design objectives are met.

REFERENCES:
patent: 3702011 (1972-10-01), Armstrong
patent: 4386403 (1983-05-01), Hsieh
patent: 4527249 (1985-07-01), VanBrunt
patent: 4601032 (1986-07-01), Robinson
patent: 4669083 (1987-05-01), Laviron
patent: 4727545 (1988-02-01), Glackemeyer
patent: 4791578 (1988-12-01), Fazio
patent: 4797838 (1989-01-01), Nelson et al.
patent: 4937765 (1990-06-01), Shupe et al.
patent: 5047969 (1991-09-01), Sloane
patent: 5157778 (1992-10-01), Bischoff et al.
patent: 5245543 (1993-09-01), Smayling et al.
patent: 5301118 (1994-04-01), Heck et al.
patent: 5345401 (1994-09-01), Tani
V. Visvanathan, "Variational Analysis of Integrated Circuits" IEEE International Conference on Computer-Aided Design. held Nov. 11-13, 1986, The IEEE Computer Society, pp. 228-231.
L. Liu, et al, "Computer-Aided Design for Quality (CADQ)" AT&T Technical Journal, vol. 69, No. 3, pp. 46-60, May/Jun. 1990.
Hadamard Analysis--An Effective, Systematic Tool For Worst Case Circuit Analysis, F. Severson and S. Simpkins.
IEEE 1987 Custom Integrated Circuits Conference, pp. 114-118, A Methodology For Worst Case Analysis of Integrated Circuits, S. R. Nassif, et al., IEEE Transactions on Computer Aided Design, vol. CAD-5, No. 1, Jan. 1986, pp. 104-113.
A. J. Stroiwas et al., "A Methodology for Worst Case Design of Integrated Circuits".
S. K. Jain, "Statistical Fault Analysis", IEEE Design & Test, Feb. 1985.
D. M. Bohling et al., "An Interactive Computer Approach to Tolerance Analysis", IEEE Transactions on Computers, vol. C19, Jan. 1970.

Affiliated with

Also associated with

Rating

Circuit design method and system therefor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit design method and system therefor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit design method and system therefor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2148144