Circuit configuration for identification of integrated semicondu

Details Circuit configuration for identification of integrated semicondu Circuit configuration for identification of integrated semicondu

1990-06-29

1991-06-25

Fears, Terrell W.

Static information storage and retrieval

Read/write circuit

365201, 365238, 365 96, 371 222, G11C 1140

Patent

active

050273221

ABSTRACT:
A circuit configuration for the identification of integrated semiconductor circuitries includes n programmable elements. A common line is connected to the programmable elements. An n-stage serial-parallel shift register has a data input, n parallel outputs, and a clock input for controlling a shift function of the serial-parallel shift register as a function of a clock signal to be applied to the clock input. Transistors each have a drain connected to a respective one of the programmable elements, a source connected to a supply potential, and a gate connected to a respective one of the parallel outputs of the serial-parallel shift register. Instead of n-stage serial-parallel shift register, it is also possible to use a clocked n-stage oscillator, such as a ring oscillator, or an n-stage counter, such as ring counter.

REFERENCES:
patent: 4441167 (1984-04-01), Principi

Affiliated with

Also associated with

Rating

Circuit configuration for identification of integrated semicondu does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit configuration for identification of integrated semicondu, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit configuration for identification of integrated semicondu will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1045735