Electricity: conductors and insulators – Conduits – cables or conductors – Preformed panel circuit arrangement
Reexamination Certificate
2007-10-02
2007-10-02
Patel, Ishwar (I. B.) (Department: 2841)
Electricity: conductors and insulators
Conduits, cables or conductors
Preformed panel circuit arrangement
C174S261000
Reexamination Certificate
active
10964619
ABSTRACT:
A circuit board with mounting pads is described for improving the frequency response of routing traces. The present invention is used to etch an etching hole on ground layer corresponding to the surface-mounted devices (SMD) on a routing layer and therefore the parasitic effect from the stray capacitor is reduced, resulting in eliminating the parasitic effect in high-frequency and raising the quality of the PCB as well.
REFERENCES:
patent: 6023210 (2000-02-01), Tulintseff
patent: 6184478 (2001-02-01), Imano et al.
patent: 6366466 (2002-04-01), Leddige et al.
patent: 6538538 (2003-03-01), Hreish et al.
patent: 6555914 (2003-04-01), Thurairajaratnam et al.
patent: 6639155 (2003-10-01), Bupp et al.
patent: 6778043 (2004-08-01), Stoddard et al.
patent: 6828513 (2004-12-01), Kistner
patent: 6969808 (2005-11-01), Shiraki
patent: 2002/0036099 (2002-03-01), Hachiya
patent: 5-29772 (1993-02-01), None
patent: 2003-273525 (2003-09-01), None
patent: 02003309378 (2003-10-01), None
Lee Sheng-Yuan
Liao Ya-Chi
Birch & Stewart Kolasch & Birch, LLP
Patel Ishwar (I. B).
Via Technologies Inc.
LandOfFree
Circuit board with mounting pads for reducing parasitic effect does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit board with mounting pads for reducing parasitic effect, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit board with mounting pads for reducing parasitic effect will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3902112