Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2005-09-06
2005-09-06
Potter, Roy (Department: 2822)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S712000
Reexamination Certificate
active
06940136
ABSTRACT:
A circuit arrangement with semiconductor elements arranged in chips is described. The circuit arrangement is characterized by at least one metal body (s1) for electrically contacting the semiconductor elements and for dissipating the heat produced by the semiconductor elements, said metal body (s1) being adapted to simultaneously function as the support for the semiconductor elements and the chips (c1) of the semiconductor elements being fastened on the body (s1).
REFERENCES:
patent: 4246697 (1981-01-01), Smith
patent: 4458305 (1984-07-01), Buckle et al.
patent: 4783697 (1988-11-01), Benenati et al.
patent: 5767573 (1998-06-01), Noda et al.
patent: 6462364 (2002-10-01), Horiuchi
patent: 6843335 (2005-01-01), Shirakawa et al.
patent: 6849902 (2005-02-01), Lin
patent: 92 03 000.9 (1992-03-01), None
patent: 100 08 582 (2000-08-01), None
patent: 0 265 833 (1987-10-01), None
patent: 0 697 732 (1995-08-01), None
patent: 0 987 762 (1999-09-01), None
patent: 1 028 465 (2000-02-01), None
patent: 1 083 599 (2000-09-01), None
patent: 2 620 862 (1987-09-01), None
Auerswald Gerd
Ludwig Gunter
Baker & Botts L.L.P.
Siemens Aktiengesellschaft
LandOfFree
Circuit arrangement with semiconductor elements arranged in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit arrangement with semiconductor elements arranged in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit arrangement with semiconductor elements arranged in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3405756