Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate
2006-05-19
2009-02-17
Cho, James H (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Array
C326S041000
Reexamination Certificate
active
07492187
ABSTRACT:
A circuit arrangement for supplying configuration data in an FPGA device includes a plurality of output flip flops allocated to respective configurable logic cells of the FGPGA device. Each output flip flop comprises at least one data input and one data output and a data input of a first output flip flop of the plurality of output flip flops is switchably connected to a data output of a second output flip flop of the plurality of output flip flops for forming a shift register by means of a switching device integrated in the FPGA device.
REFERENCES:
patent: 5760719 (1998-06-01), Graf
patent: 5883526 (1999-03-01), Reddy et al.
patent: 6324102 (2001-11-01), McCollum
patent: 6356478 (2002-03-01), McCollum
patent: 6481000 (2002-11-01), Zaveri et al.
patent: 2004/0068330 (2004-04-01), White
patent: 0 317 287 (1992-11-01), None
patent: 1 324 495 (2003-06-01), None
patent: 04006913 (1992-01-01), None
Kamp Winfried
Koeppe Siegmar
Scheppler Michael
Cho James H
Infineon - Technologies AG
Maginot Moore & Beck
LandOfFree
Circuit arrangement for supplying configuration data in FPGA... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit arrangement for supplying configuration data in FPGA..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit arrangement for supplying configuration data in FPGA... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4138039