Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Patent
1996-11-07
1999-10-12
Beausoliel, Jr., Robert W.
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
714 11, 714815, 701114, G06F 1100
Patent
active
059648880
ABSTRACT:
A circuit arrangement for executing a reset, in which controlled resetting of a functional computer and a safety module takes place. A reset stage is able to coerce both the functional computer and the safety module into a reset state, while all output stages are switched off for all reset states. The functional computer and the safety module are connected by a serial interface to continually monitor each other and can mutually reset one another in the case of a fault.
REFERENCES:
patent: 4580220 (1986-04-01), Braun et al.
patent: 4868817 (1989-09-01), Shigihara
patent: 4881227 (1989-11-01), Buhren
patent: 5203000 (1993-04-01), Folkes
patent: 5333285 (1994-07-01), Drerup
patent: 5600785 (1997-02-01), Potter
patent: 5654888 (1997-08-01), Muller et al.
W. Kuntz et al., "Intelligence, Wortorientierte Watchdog-Schaltung", Elektronik 11/25.5 1990.
Braun Guenter
Kosak Wolfgang
Mueller Klaus
Pfeufer Reinhard
Beausoliel, Jr. Robert W.
Robert & Bosch GmbH
Shaw Brian H.
LandOfFree
Circuit arrangement for executing a reset does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit arrangement for executing a reset, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit arrangement for executing a reset will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-648081