Circuit arrangement

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C716S030000

Reexamination Certificate

active

06973629

ABSTRACT:
Fuses that selectively disable functional blocks of a circuit are arranged in a multistage structure, wherein if any fuse element in the multistage structure permanently switches off a part of the circuit, no other fuse element in the multistage structure can affect the switching off of the part. Master fuses are provided to selectively disable corresponding stages of the multistage structure. Preferably, the master fuses are arranged in a hierarchy, so that a master fuse at a higher level of the hierarchy selectively disables all of the stages at lower levels of the hierarchy.

REFERENCES:
patent: 4736195 (1988-04-01), McMurtry et al.
patent: 4833650 (1989-05-01), Hirayama et al.
patent: 4858233 (1989-08-01), Dyson et al.
patent: 4985822 (1991-01-01), Yamashita et al.
patent: 5821770 (1998-10-01), Rees
patent: 5889679 (1999-03-01), Henry et al.
patent: 5926084 (1999-07-01), Frochte
patent: 2003/0112033 (2003-06-01), Sams
patent: 0591870 (1994-04-01), None

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Circuit arrangement does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit arrangement, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit arrangement will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3518617

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.