Circuit and system for DRAM refresh with scoreboard methodology

Details Circuit and system for DRAM refresh with scoreboard methodology Circuit and system for DRAM refresh with scoreboard methodology

2000-06-28

2003-11-18

Nguyen, Van Thu (Department: 2824)

Static information storage and retrieval

Read/write circuit

Data refresh

C711S106000

Reexamination Certificate

active

06650586

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a dynamic random access memory, and specifically to a system and circuit for refresh of a dynamic random access memory.
2. Description of the Related Art
A DRAM, or Dynamic Random Access Memory, contains a memory cell array having a plurality of individual memory cells arranged as a matrix of rows and columns. Each memory cell is coupled to one of a plurality of bit lines and to one of a plurality of word lines. This matrix is usually subdivided into a number of banks. When a DRAM delivers data from a bank, an entire row of data from the memory cells is moved from the matrix into an array of sense amplifiers, a process known as “opening a page”. Subsequently, the sense amplifiers transfer a subset of the data to the DRAM device pins. Once the data has been delivered to the pins, the page can be “closed”. When the page is closed, the row of data is moved from the sense amplifiers back into the memory cells.
Each memory cell in a DRAM is constructed from a single transistor and a single capacitor and is called dynamic because its data decays and become invalid due to various leakage current paths to surrounding cells and to the substrate. Therefore, to keep the data in the cells valid, each memory cell is periodically refreshed. Data in the DRAM cell array is refreshed every time it is read out of the cell array into the sense amplifiers and subsequently rewritten into the cells.
The agent that reads data out of DRAM and writes data into DRAM is known as a memory controller or DRAM controller. This memory controller is responsible for opening and closing pages, reading and writing data, and for periodically performing refresh maintenance operations on the memory cell array. Every row of the memory array needs to be refreshed before the data in the row decays to an invalid state. The typical refresh time period for one row of the DRAM array is a few microseconds. In addition, memory controllers are often designed so that they leave pages in the open state for prolonged periods of time in order to enhance memory system performance. However, since the sense amplifiers are used for the refresh operation, a fundamental conflict arises between convenient execution of refresh requests and a high-performance paging policy.
This conflict may be resolved in a multitude of ways. One current solution is closing open pages that interfere with necessary refresh operations. Another existing solution is delaying refresh operations if there is an interference with pages that are currently open. The first policy degrades memory access operations in favor of timely refresh. The second policy also addresses the conflict, but does not fully utilize the bandwidth of the DRAM interface because of the intentional delay of the refresh operations.


REFERENCES:
patent: 5185741 (1993-02-01), Iguchi et al.
patent: 5265231 (1993-11-01), Nuwayser
patent: 5873114 (1999-02-01), Rahman et al.
patent: 6076139 (2000-06-01), Welker et al.

Affiliated with

Also associated with

Rating

Circuit and system for DRAM refresh with scoreboard methodology does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit and system for DRAM refresh with scoreboard methodology, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit and system for DRAM refresh with scoreboard methodology will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3143265