Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1996-04-29
1998-12-01
Swann, Tod R.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
711128, G06F 1212
Patent
active
058453202
ABSTRACT:
A circuit for controlling which set of a four-way set associated cache memory receives data for storage includes a memory array for storing six bits of information representative of the relative use of the four sets within the cache memory. Least recently used (LRU) update logic operates in conjunction with bit write drivers to generate and write the six bits of information to the memory array in a single access cycle. Replace logic reads the stored information from the memory means and produces output signals therefrom. The output signals are used to control into which of the four sets data is written. Error detection and fault tolerant embodiments are also disclosed as is a method of controlling which set of a four-way set associative cache memory receives data for storage.
REFERENCES:
patent: 4168541 (1979-09-01), DeKarske
patent: 4530055 (1985-07-01), Hamstra et al.
patent: 4607331 (1986-08-01), Goodrich, Jr. et al.
patent: 4811203 (1989-03-01), Hamstra
patent: 5125085 (1992-06-01), Phillips
patent: 5140690 (1992-08-01), Hata et al.
patent: 5222224 (1993-06-01), Flynn et al.
patent: 5325504 (1994-06-01), Tipley et al.
patent: 5325511 (1994-06-01), Collins et al.
patent: 5353425 (1994-10-01), Malamy et al.
patent: 5450565 (1995-09-01), Nadir et al.
patent: 5586296 (1996-12-01), Bernstein et al.
Micro)n Technology, Inc.
Peikari J.
Swann Tod R.
LandOfFree
Circuit and method to implement a least recently used cache set does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit and method to implement a least recently used cache set , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit and method to implement a least recently used cache set will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2403705