Circuit and method for pipelined insertion

Details Circuit and method for pipelined insertion Circuit and method for pipelined insertion

2006-06-20

2006-06-20

Owens, Douglas W (Department: 2811)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus interface architecture

C710S105000

Reexamination Certificate

active

07065602

ABSTRACT:
The invention transmits data on an integrated circuit chip by first propagating a first data portion along a first segment of a segmented data line and then propagating the first data portion along a second segment of the segmented data line and simultaneously propagating a second data portion along the first segment of the segmented data line. The invention breaks a single data transmission into such different data portions and later reassembles the different data portions back into the single data transmission after all of the different data portions have been individually transmitted along all portions of the segmented data line

REFERENCES:
patent: 5263027 (1993-11-01), Sakaguchi
patent: 5369640 (1994-11-01), Watson et al.
patent: 5640422 (1997-06-01), Johnson
patent: 5708967 (1998-01-01), Clarke
patent: 5712883 (1998-01-01), Miller et al.
patent: 5930525 (1999-07-01), Gotesman et al.
patent: 6018782 (2000-01-01), Hartmann
patent: 6035364 (2000-03-01), Lambrecht et al.
patent: 6081148 (2000-06-01), Song
patent: 6275975 (2001-08-01), Lambrecht et al.
patent: 6279142 (2001-08-01), Bowen et al.
patent: 6415344 (2002-07-01), Jones et al.
patent: 6426656 (2002-07-01), Dally et al.
patent: 6587815 (2003-07-01), Aingaran et al.
patent: 6606360 (2003-08-01), Dunning et al.
patent: 6630904 (2003-10-01), Gustafson et al.
patent: 2002/0161959 (2002-10-01), Apostol, Jr. et al.
patent: 2002/0175390 (2002-11-01), Craft
patent: 2003/0101170 (2003-05-01), Edelstein et al.
International Business Machines Corporation, “Hybrid Transistional Coding of Wide On-Chip Busses”, Research Disclosure, Nov. 2001, pp. 1958-1959.
Nalamalpu et al., “Boosters For Driving Long Onchip Interconnects—Design Issues, Interconnect Synthesis, and Comparison with Repeaters”, IEEE Xplore, vol. 21, No. 1, Jan. 2002, pp. 50-62.
Yamada et al., “A Novel Approach to Realizing Flexible Transport Systems Using Reconfigurable Hardware”, IEEE, vol. 1, Nov. 1995, pp. 67-71.

Affiliated with

Also associated with

Rating

Circuit and method for pipelined insertion does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit and method for pipelined insertion, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit and method for pipelined insertion will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3654285