Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-01-03
2006-01-03
Thompson, A. M. (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C703S002000, C703S014000, C716S030000
Reexamination Certificate
active
06983432
ABSTRACT:
A behavioral modeling technique that captures driver delay. The output characteristics of a typical driver are represented by two basic element types: switching and non-switching. Switching elements are functions of both time-varying and non-time-varying parameters, and non-switching elements are functions of non-time-varying parameters only. The outputs of these elements are characterized and tabulated by applying a DC voltage on the output of the driver and measuring the current through each element. The time-varying switching element are represent by time-controlled resistors. The invention provides a methodology to account for variations in input transition rate, supply voltage(s) or temperature.
REFERENCES:
patent: 5467291 (1995-11-01), Fan et al.
patent: 5481484 (1996-01-01), Ogawa et al.
patent: 5535146 (1996-07-01), Huang et al.
patent: 5652716 (1997-07-01), Battersby
patent: 5675502 (1997-10-01), Cox
patent: 5692158 (1997-11-01), Degeneff et al.
patent: 5692160 (1997-11-01), Sarin
patent: 5696694 (1997-12-01), Khouja et al.
patent: 5706477 (1998-01-01), Goto
patent: 5757679 (1998-05-01), Sawai et al.
patent: 5757697 (1998-05-01), Briner
patent: 5838947 (1998-11-01), Sarin
patent: 5920489 (1999-07-01), Dibrino et al.
patent: 5949983 (1999-09-01), Baxter
patent: 6005829 (1999-12-01), Conn
patent: 6028995 (2000-02-01), Jetton et al.
patent: 6035115 (2000-03-01), Suzuki
patent: 6041169 (2000-03-01), Brennan
patent: 6080201 (2000-06-01), Hojat et al.
patent: 6102960 (2000-08-01), Berman et al.
patent: 6110219 (2000-08-01), Jiang
patent: 6584606 (2003-06-01), Chiu et al.
patent: 6618837 (2003-09-01), Zhang et al.
patent: 2002/0183990 (2002-12-01), Wasynczuk et al.
Stievano et al., Parametric Macromodels of Digital I/O Ports, IEEE Transactions on Advanced Packaging, pp. 255-264, May 2002.
Stievano et al., Behavioral Modeling of Digital IC Input and Output Ports, Electrical Performance of Electronic Packaging, pp. 331-334, Oct. 2001.
P.F. Tehrani et al., Extraction of Transient Behavioral Model of Digital I/O Buffers from IBIS, Proceedings of Electronic Components and Technology Conference, pp. 1009-1015, May 1996.
T. Zak et al., An Experimental Procedure to Derive Reliable IBIS Models, Proceedings of the 3rdElectronics Packaging Technology Conference, pp. 339-344, Dec. 2000.
Y. Wang et al., The Development of Analog SPICE Behavioral Model Based on IBIs Model, Proceeedings of the Ninth Great Lakes Symposium on VLSI, pp. 101-104, Mar. 1999.
J. D. Hayes et al., Behavioral Modeling for Timing, Noise, and Signal Integrity Analysis, IEEE Conference on Custom Integrate Circuits, pp. 353-356, May 2001.
J.D. Hayes et al., Using Voltage and Temperature Adders To Account for Variations in Operating Conditions During Digital Timing Simulation, Tenth Annual IEEE International ASIC Conference and Exhibit, pp. 348-351, Sep. 1997.
B. Ackalloor et al., An Overview of Library Characterization in Secmi-Custom Design, IEEE 1998 Custom Integrated Circuits Conference, pp. 305-312, May 1998.
I.S. Stievano et al., Behavioral Modeling of Digital IC Input and Output Ports, Electrical Performance of Electronic Packaging, pp. 331-334, Oct. 2001.
Ying Wang et al., The Development of Analog SPICE Behavioral Model Based on IBIS Model, Proceedings of Ninth Great Lakes Symposium on VLSI, pp. 101-104, Mar. 1999.
IBIS, I/O Buffer Information Specification, [online]. [retrieved on Aug. 26, 2004]. Retrieved from the Internet<http:www.vhdl.org/pub/ibis/ver3.2.doc>.
Bina Ackalloor, Dinesh Gaitonde, “An Overview of Library Characterization in Semi-Custom Design” May 1997 IEEE 1998 Custom Integrated Circuits Conference, pp. 305-312.
Chandrakasan et al., “Design of High-Performance Microprocessor Circuits” ISBN 0-7803-6001-X, IEEE Order No. PC5836, Chapter 16.3 pp. 338-345.
Jessica Qian, et al., “Modeling the ‘Effective Capacitance’ for the RC Interconnect of CMOS Gates” Dec. 1994, vol. 13. No. 12, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems pp. 1526-1535.
International Business Machines - Corporation
Kotulak Richard M.
Thompson A. M.
LandOfFree
Circuit and method for modeling I/O does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit and method for modeling I/O, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit and method for modeling I/O will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3551991