Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique
Patent
1998-12-23
2000-12-26
Yoo, Do Hyun
Electrical computers and digital processing systems: memory
Storage accessing and control
Control technique
709200, 709238, 711217, G06F 1300, G06F 1200
Patent
active
061674923
ABSTRACT:
A circuit and method is disclosed for preserving the order for memory requests originating from I/O devices coupled to a multiprocessor computer system. The multiprocessor computer system includes a plurality of circuit nodes and a plurality of memories. Each circuit node includes at least one microprocessor coupled to a memory controller which in turn is coupled to one of the plurality of memories. The circuit nodes are in data communication with each other, each circuit node being uniquely identified by a node number. At least one of the circuit nodes is coupled to an I/O bridge which in turn is coupled directly or indirectly to one or more I/O devices. The I/O bridge generates non-coherent memory access transactions in response to memory access requests originating with one of the I/O devices. The circuit node coupled to the I/O bridge, receives the non-coherent memory access transactions. For example, the circuit node coupled to the I/O bridge receives first and second non-coherent memory access transactions. The first and second non-coherent memory access transactions include first and second memory addresses, respectively. The first and second non-coherent memory access transactions further include first and second pipe identifications, respectively. The node circuit maps the first and second memory addresses to first and second node numbers, respectively. The first and second pipe identifications are compared. If the first and second pipe identifications compare equally, then the first and second node numbers are compared. First and second coherent memory access transactions are generated by the node coupled to the I/O bridge wherein the first and second coherent memory access transactions correspond to the first and second non-coherent memory access transactions, respectively. The first coherent memory access transaction is transmitted to one of the nodes of the multiprocessor computer system. However, the second coherent memory access transaction is not transmitted unless the first and second pipe identifications do not compare equally or if the first and second node numbers compare equally.
REFERENCES:
patent: 5530933 (1996-06-01), Frink et al.
patent: 5835742 (1998-11-01), James et al.
patent: 5864738 (1999-01-01), Kessler et al.
patent: 5930822 (1999-07-01), Chaney et al.
patent: 5983326 (1999-11-01), Hagersten et al.
patent: 6094686 (2000-07-01), Sharma
Linley Gwennap, "Alpha 21364 to Ease Memory Bottleneck," Microprocessor Report--The Insider's Guide to Microprocessor Hardware, vol. 12, No. 14, Oct. 26, 1998, pp. 12-15.
Gulick Dale E.
Hewitt Larry D.
Keller James B.
Strongin Geoffrey
Advanced Micro Devices , Inc.
Kim Hong
Kivlin B. Noel
Yoo Do Hyun
LandOfFree
Circuit and method for maintaining order of memory access reques does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit and method for maintaining order of memory access reques, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit and method for maintaining order of memory access reques will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1006579