Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Reexamination Certificate
2006-10-03
2006-10-03
Callahan, Timothy P. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
C327S147000, C327S161000
Reexamination Certificate
active
07116147
ABSTRACT:
A circuit and a method for interpolative delay is provided. The circuit includes a delay locked loop with interpolation delay. The delay locked loop includes a differential inverter, an interpolation circuit, and a differential compare circuit. The differential inverter is coupled to receive a differential clock signal and coupled to provide an inverted differential clock signal. The interpolation circuit is coupled to receive both the clock signal and the inverted clock signal, and to provide an interpolated clock signal having a first delay relative to the clock signal. The differential compare circuit is coupled to receive the inverted clock signal and coupled to provide a non-interpolated clock signal having a second delay relative to the clock signal. The second delay corresponds to a full delay of the differential inverter and the first delay corresponds to a predetermined fraction of the full delay.
REFERENCES:
patent: 5008563 (1991-04-01), Kenney et al.
patent: 5175550 (1992-12-01), Kattmann et al.
patent: 5231320 (1993-07-01), Kase
patent: 5521539 (1996-05-01), Molin
patent: 5777501 (1998-07-01), AbouSeido
patent: 5945862 (1999-08-01), Donnelly et al.
patent: 5953276 (1999-09-01), Baker
patent: 6054884 (2000-04-01), Lye
patent: 6169436 (2001-01-01), Marbot
patent: 6348826 (2002-02-01), Mooney et al.
patent: 6414557 (2002-07-01), Liu
patent: 6539072 (2003-03-01), Donnelly et al.
patent: 6583655 (2003-06-01), Takahashi et al.
patent: 6661265 (2003-12-01), Partsch et al.
patent: 6768356 (2004-07-01), Wu et al.
patent: 6853225 (2005-02-01), Lee
patent: 6900685 (2005-05-01), Silvestri
patent: 6958634 (2005-10-01), Rashid
patent: 6970029 (2005-11-01), Patel et al.
Hamamoto, Takeshi et al.; “A 667-Mb/s Operating Digital DLL Architecture for 512-Mb DDR SDRAM”; IEEE Journal of Solid State Circuits; Jan. 2004; pp. 194-206; vol. 39, No. 1; IEEE.
Balconi-Lamica Michael J.
Callahan Timothy P.
Freescale Semiconductor Inc.
Nguyen Hai L.
Noonan Michael P.
LandOfFree
Circuit and method for interpolative delay does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit and method for interpolative delay, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit and method for interpolative delay will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3671673