Static information storage and retrieval – Read/write circuit – Signals
Patent
1997-04-03
1998-11-10
Nelms, David C.
Static information storage and retrieval
Read/write circuit
Signals
365195, 36523008, 365233, G11C 700
Patent
active
058354220
ABSTRACT:
A memory device (10) for use in an electronic system (12). The system (12) includes a processor (16) that produces a plurality of control signals. The memory device (10) includes a memory array (18) coupled to receive control signals from the processor (18). The memory device (10) also includes a pulse generator (22) that receives at least one of the control signals from the processor (16). The pulse generator (22) includes a latch formed from, for example, a cross coupled pair of NAND-gates (32 and 34). A delayed signal from the latch is coupled to control the reset of the latch such that the latch of the pulse generator (22) outputs a modified control signal for the memory device (10) that has a pulse with a width that is at least as long as the delay.
REFERENCES:
patent: 5315557 (1994-05-01), Kim et al.
patent: 5325328 (1994-06-01), Muroya et al.
patent: 5438548 (1995-08-01), Houston
patent: 5544124 (1996-08-01), Zagar et al.
patent: 5548560 (1996-08-01), Stephens, Jr. et al.
patent: 5640364 (1997-06-01), Merritt et al.
patent: 5691943 (1997-11-01), Yun
Micro)n Technology, Inc.
Nelms David C.
Nguyen Hien
LandOfFree
Circuit and method for generating a control signal for a memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit and method for generating a control signal for a memory , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit and method for generating a control signal for a memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1524110