Static information storage and retrieval – Read/write circuit – Testing
Patent
1993-10-26
1995-02-21
LaRoche, Eugene R.
Static information storage and retrieval
Read/write circuit
Testing
371 211, G11C 700
Patent
active
053922484
ABSTRACT:
The column-line short detection circuit of this invention includes a special test circuit that turns off wordlines (15), a N-channel transistor (23) for each column line (18), a decoder (19a) that uses only the least significant column address (20d) for input to the test circuit, and a sensor (SA) to detect current between shorted column lines (18). Because the column-line short detection circuit of this invention uses only the least significant address as input for column decoder (19a), it requires a very small number of transistors.
REFERENCES:
patent: 4477884 (1984-10-01), Iwahashi
patent: 4597062 (1986-06-01), Asano
patent: 4720818 (1988-01-01), Takeguchi
Coffman Tim M.
Lin Sung-Wei
Reddy T. Damodar
Robinson Dennis R.
Truong Phat C.
Donaldson Richard L.
Heiting Leo N.
LaRoche Eugene R.
Lindgren Theodore D.
Mai Son
LandOfFree
Circuit and method for detecting column-line shorts in integrate does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit and method for detecting column-line shorts in integrate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit and method for detecting column-line shorts in integrate will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1940248