Electrical computers and digital processing systems: support – Computer power control – Having power source monitoring
Reexamination Certificate
2007-03-13
2007-03-13
Chauhan, Ulka (Department: 2628)
Electrical computers and digital processing systems: support
Computer power control
Having power source monitoring
C713S001000, C714S022000
Reexamination Certificate
active
10902542
ABSTRACT:
A power cut-off protection control circuit and method. A memory pair and a selecting circuit are provided. The memory pair stores data made available at respective storage inputs of first and second storage elements of the pair and provides the stored data at respective storage outputs thereof. The memory pair has a polarity selecting input through which the output of one of the first and second storage elements is caused to correspond to a first control state of the switch and the output of the other of the first and second storage elements is caused to correspond to a second control state of the switch. The selecting circuit has inputs coupled to the respective storage outputs of the memory pair and an output coupled to a control line of the switch for controlling the switch. A selecting line of the selecting circuit selects between the inputs, for selecting one or the other of the storage outputs of the first and second storage elements.
REFERENCES:
patent: 4454575 (1984-06-01), Bushaw et al.
patent: 5465360 (1995-11-01), Miller et al.
patent: 6101600 (2000-08-01), Arnold et al.
patent: 6523125 (2003-02-01), Kohno et al.
patent: 6526514 (2003-02-01), Nguyen et al.
patent: 6608476 (2003-08-01), Mirov et al.
patent: 6654896 (2003-11-01), Saunders et al.
patent: 6700407 (2004-03-01), Wert
patent: 6768368 (2004-07-01), Kaneko et al.
patent: 6894537 (2005-05-01), Wert
patent: 6909417 (2005-06-01), Washio et al.
patent: 7017056 (2006-03-01), Lettang et al.
patent: 2002/0041266 (2002-04-01), Koyama et al.
patent: 2003/0120973 (2003-06-01), Hatakeyama
patent: 2003/0214506 (2003-11-01), Koselj et al.
“Clock gating.” http://www.webopedia.com/TERM/C/clock—gating.html.
“SR Flip Flop,” http://isweb.redwoods.cc.ca.us/INSTRUCT/CalderwoodD/diglogic/srflip.htm.
Leung Patrick Wai-Tong
Soroushi Atousa
Chauhan Ulka
Hsu Joni
Watson Mark P.
LandOfFree
Circuit and method for controlling a power cut-off... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit and method for controlling a power cut-off..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit and method for controlling a power cut-off... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3803425