Circuit and method for controlling a clock synchronizing...

Details Circuit and method for controlling a clock synchronizing... Circuit and method for controlling a clock synchronizing...

2006-08-17

2009-10-20

Dinh, Son (Department: 2824)

Static information storage and retrieval

Read/write circuit

Data refresh

C365S227000

Reexamination Certificate

active

07606101

ABSTRACT:
A method and apparatus is provided for idling a clock synchronizing circuit during at least a portion of time during execution of a refresh operation in a memory device. In a memory device receiving an external clock signal, a method and apparatus for executing a refresh operation is provided that includes initiating at least one refresh operation in the memory device, and ceasing generation of an internal clock signal timed with respect to the external clock signal for at least a portion of the time in which at least one refresh operation takes to complete.

REFERENCES:
patent: 5708611 (1998-01-01), Iwamoto et al.
patent: 5949733 (1999-09-01), Kotani et al.
patent: 5987244 (1999-11-01), Kau et al.
patent: 6208577 (2001-03-01), Mullarkey
patent: 6438055 (2002-08-01), Taguchi et al.
patent: 6525988 (2003-02-01), Ryu et al.
patent: 6728157 (2004-04-01), Yagishita et al.
patent: 6826106 (2004-11-01), Chen
patent: 2001/0028589 (2001-10-01), Cho et al.
patent: 2000 030438 (2000-01-01), None

Affiliated with

Also associated with

Rating

Circuit and method for controlling a clock synchronizing... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit and method for controlling a clock synchronizing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit and method for controlling a clock synchronizing... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4065496