Circuit and method for automatically selecting clock modes

Details Circuit and method for automatically selecting clock modes Circuit and method for automatically selecting clock modes

2006-07-18

2006-07-18

Du, Thuan (Department: 2116)

Electrical computers and digital processing systems: support

Clock, pulse, or timing signal generation or analysis

Multiple or variable intervals or frequencies

C327S099000, C327S291000

Reexamination Certificate

active

07080276

ABSTRACT:
An apparatus comprising a circuit configured to automatically select a clock mode in response to a state of a clock input.

REFERENCES:
patent: 4787064 (1988-11-01), Wagner
patent: 5329254 (1994-07-01), Takano
patent: 5796312 (1998-08-01), Hull et al.
patent: 5799177 (1998-08-01), McKenzie et al.
patent: 5818878 (1998-10-01), Tatusch
patent: 5929713 (1999-07-01), Kubo et al.
patent: 5991888 (1999-11-01), Faulkner et al.
patent: 6014752 (2000-01-01), Hao et al.
patent: 6104225 (2000-08-01), Taguchi et al.
patent: 6219797 (2001-04-01), Liu et al.
patent: 6426984 (2002-07-01), Perino et al.
patent: 5244135 (1993-09-01), None
Parodi, C.G. et al. = “A Non-Enumerative Path Delay Fault Simulator for Sequential Circuits”—Test Conference, 1998. Proceedings. International, Oct. 18-23, 1998, pp. 934-943.

Affiliated with

Also associated with

Rating

Circuit and method for automatically selecting clock modes does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit and method for automatically selecting clock modes, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit and method for automatically selecting clock modes will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3572216