Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2005-06-21
2005-06-21
Auve, Glenn A. (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C370S229000, C710S307000
Reexamination Certificate
active
06910092
ABSTRACT:
A Network Processor (NP) is formed from a plurality of operatively coupled chips. The NP includes a Network Processor Complex (NPC) Chip coupled to a Data Flow Chip and Data Store Memory coupled to the Data Flow Chip. An optional Scheduler Chip is coupled to the Data Flow Chip. The named components are replicated to create a symmetric ingress and egress structure. Communications between the chips are provided by a pair of Chip to Chip Macros, one of each operatively positioned on one of the chips, and a Chip to Chip Bus Interface operatively coupling the Chip to Chip Macros.
REFERENCES:
patent: 5105424 (1992-04-01), Flaig et al.
patent: 5802055 (1998-09-01), Krein et al.
patent: 5845072 (1998-12-01), Finney et al.
patent: 5954810 (1999-09-01), Toillon et al.
patent: 5987554 (1999-11-01), Liu et al.
patent: 6018782 (2000-01-01), Hartmann et al.
patent: 6104696 (2000-08-01), Kadambi et al.
patent: 6321280 (2001-11-01), Koike et al.
patent: 6505267 (2003-01-01), Luke et al.
patent: 6742063 (2004-05-01), Hellum et al.
patent: 2003/0081552 (2003-05-01), Goetzinger et al.
Pending Patent Application, J. L. Calvignac et al., “High Speed Network Processor”, U.S. Appl. No. 09/838,395, filed Apr. 19, 2001, priority date Mar. 5, 2001.
IBM Technical Disclosure Bulletin, vol. 38, No. 02 Feb. 1995, “IEEE P1394 Link Level Virtual First In/First Outs for Command Block and Status Block Reception and Signaling”, pp. 603-606.
Calvignac Jean Louis
Heddes Marco
Imming Kerry Christopher
Logan Joseph Franklin
Ozguner Tolga
Auve Glenn A.
Cockburn Joscelyn G.
International Business Machines - Corporation
LandOfFree
Chip to chip interface for interconnecting chips does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Chip to chip interface for interconnecting chips, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Chip to chip interface for interconnecting chips will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3520248