Electricity: measuring and testing – Plural – automatically sequential tests
Patent
1982-04-20
1985-03-05
Strecker, Gerard R.
Electricity: measuring and testing
Plural, automatically sequential tests
364490, 371 27, G01R 3128
Patent
active
045033862
ABSTRACT:
Disclosed is a design discipline, or approach, in the form of circuitry and a test method, or methodology which obviates the problems of the prior art and allows testing of each individual chip and interchip connections of a plurality of interconnected chips contained on or within a high density packaging structure. This testing is accomplished without the need for and utilization of test equipment having a precision probe and a high precision step and repeat mechanism. CPA is a method and circuit design discipline that, where followed, will result in a testable multichip package given that each logical component is testable and the design is synchronous in nature. The CPA discipline is able to accomplish this by making use of shift register latches on the chips or functional island periphery. These latches are used to indirectly observe and/or control the synchronous network, in many ways replicating the stuckfault test environment under which tests were generated at the lower subcomponent level of assembly. One method, full CPA, offers the ability to apply these tests to all full CPA chips on the multichip package simultaneously or in unison, thus reducing manufacturing tester time. An additional benefit is the ease of testing intercomponent connections.
REFERENCES:
patent: 3564114 (1971-02-01), Blinder
patent: 3726002 (1973-04-01), Greenstein et al.
patent: 3746973 (1973-07-01), McMahon, Jr.
patent: 3761695 (1973-09-01), Eichelberger
patent: 3781683 (1973-12-01), Freed
patent: 3783254 (1974-01-01), Eichelberger
patent: 3784907 (1974-01-01), Eichelberger
patent: 3789205 (1974-01-01), James
patent: 3803483 (1974-04-01), McMahon, Jr.
patent: 3815025 (1974-06-01), Jordan
patent: 3838204 (1974-09-01), Ahn et al.
patent: 3851221 (1974-11-01), Beaulieu et al.
patent: 3961251 (1976-06-01), Hurley et al.
patent: 3961252 (1976-06-01), Eichelberger et al.
patent: 3961254 (1976-06-01), Cavaliere et al.
patent: 3993123 (1976-11-01), Chu et al.
patent: 3999004 (1976-12-01), Chirino et al.
patent: 4006492 (1977-02-01), Eichelberger et al.
patent: 4051352 (1977-09-01), Eichelberger et al.
patent: 4051353 (1977-09-01), Lee
patent: 4063078 (1977-12-01), Das Gupta et al.
patent: 4063080 (1977-12-01), Eichelberger et al.
patent: 4071902 (1978-01-01), Eichelberger et al.
patent: 4138692 (1979-02-01), Meeker et al.
patent: 4220917 (1980-09-01), McMahon, Jr.
patent: 4241307 (1980-12-01), Hong
patent: 4244048 (1981-01-01), Tsui
patent: 4245273 (1981-01-01), Feinberg et al.
patent: 4263965 (1981-04-01), Mansuria et al.
patent: 4293919 (1981-10-01), Das Gupta et al.
patent: 4298980 (1981-11-01), Hajdu et al.
patent: 4348759 (1982-09-01), Schnurmann
patent: 4055754 (1977-10-01), Chesley
patent: 4225957 (1980-09-01), Doty, Jr. et al.
patent: 4140967 (1979-02-01), Balasubramanian et al.
patent: 4220917 (1980-09-01), McMahon, Jr.
patent: 4074851 (1978-02-01), Eichelberger et al.
patent: 3806891 (1974-04-01), Eichelberger et al.
patent: 4204633 (1980-05-01), Goel
patent: 3429040 (1969-02-01), Miller
patent: 4441075 (1984-04-01), McMahon
"Introduction to an LSI Test System", M. Correia and F. B. Petrini, 14th Design Automation Conference Proceedings, Jun. 20, 21 and 22, 1977, New Orleans, Louisiana, IEEE Catalog Number 77, CH 1216-1C, pp. 460-461.
"A Logic Design Structure for LSI Testability", E. B. Eichelberger and T. W. Williams, 14th Design Automation Conference Proceedings, Jun. 20, 21 and 22, 1977, New Orleans, Louisiana, IEEE Catalog Number 77, CH 1216-1C, pp. 462-468.
"Automatic Checking of Logic Design Structures for Compliance with Testability Ground Rules" by H. C. Godoy, G. B. Franklin and P. S. Borroroff, 14th Design Automation Conference Proceedings, Jun. 20, 21 and 22, 1977, New Orleans, Louisiana, IEEE Catalog Number 77, CH 1216-1C, pp. 469-478.
"Test Generation for Large Logic Networks" by P. S. Bottoroff, R. E. France, N. H. Garges and E. J. Orosz, 14th Design Automation Conference Proceedings, Jun. 20, 21 and 22, 1977, New Orleans, Louisiana, IEEE Catalog Number 77, CH 1216-1C, pp. 479 to 485.
"Delay Test Generation" by E. P. Hsieh, R. A. Rasmussen, L. J. Vidunas and W. T. Davis, 14th Design Automation Conference Proceedings, Jun. 20, 21 and 22, 1977, New Orleans, Louisiana, IEEE Catalog Number 77, CH 1216-1C, pp. 486 to 491.
"Delay Test Simulation" by T. M. Storey and J. W. Barry, 14th Design Automation Conference Proceedings, Jun. 20, 21 and 22, 1977, New Orleans, Louisiana, IEEE Catalog Number 77, CH 1216-1C, pp. 492 to 494.
"Selective Controllability: A Proposal for Testing and Diagnosis" by F. Hsu, P. Solecky and L. Zobniw, 15th Design Automation Conf. Proceedings, Jun. 19, 20 and 21, 1978, Las Vegas, Nevada, IEEE Catalog Number 78 CH 1363-1C, pp. 110-116.
"Testability Considerations in a VLSI Design Automation System" by E. H. Porter (paper 2.3) 1980 IEEE Test Conference, CH 1608-9/80/0000-0026 $00.75.
"Automatic Test Generation Methods for Large Scale Integrated Logic? by E. R. Jones and C. H. Mays, IEEE Journal of Solid-State Circuits, vol. SC-2, No. 4, Dec. 1967, pp. 221-226.
"Techniques for the Diagnosis of Switching Circuit Failures", Proceedings of the 2nd Annual Symposium on Switching Theory and Logic Design, Oct. 1960, pp. 152-160.
"Semiconductor Wafer Testing" by D. E. Shultis, IBM Technical Disclosure Bulletin, vol. 13, No. 7, Dec. 1970, p. 1793.
"Designing LSI Logic for Testability" by E. I. Muehldorf, Digest of Papers 1976, Semiconductor Test Symposium, Memory & LSI, (Oct. 19-21, 1976 held at Cherry Hill, New Jersey) sponsored by IEEE Computer Society and the Philadelphia Section of the IEEE, pp. 45-49.
"Impact of LSI On Complex Digital Circuit Board Testing" by P. S. Bottoroff and E. I. Muhldorf, Testing Complex Digital Assemblies, Session 32, Electro 77 Professional Program Paper 32/3, pp. 1 through 12, New York, Apr. 19-21, 1977, Copyright 1977 Electro.
"Enhancing Testability of Large-Scale Integrated Circuits Via Test Points and Additional Logic" by M. J. Y. Williams et al., IEEE Transactions on Computers vol. C-22, No. 1, Jan. 1973, pp. 46-60.
"Automatic System Level Test Generation and Fault Location For Large Digital Systems" by A. Yamada, et al., 15th Design Automation Conference Proceedings, Jun. 19, 20 and 21, 1978, Las Vegas, Nevada, IEEE Catalog Number 78 CH 1363-1C, pp. 347-352.
"LSI Chip Design for Testability" by S. Das Gupta et al., 1978 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, Feb. 1978, pp. 216 and 217.
"Design for Testability of the IBM System/38" by L. A. Stolte et al., Digest of Papers, 1979, IEEE Test Conference (Oct. 23-25, 1979, Cherry Hill, New Jersey) pp. 29-36.
"Printed Circuit Card Incorporating Circuit Test Register" by E. I. Muehldorf, IBM Technical Disclosure Bulletin, vol. 16, No. 6, Nov. 1973, p. 1732.
"AC Chip In-Place Test" by M. T. McMahon, Jr., IBM Technical Disclosure Bulletin, vol. 17, No. 6, Nov. 1974, pp. 1607-1608.
"Shunting Technique for Testing Electronic Circuitry" R. D. Harrod, IBM Technical Disclosure Bulletin, vol. 18, No. 1, Jun. 1975, pp. 204-205.
"Interconnection Test Arrangement" by J. D. Barnes, IBM Technical Disclosure Bulletin, vol. 22, No. 8B, Jan. 1980, pp. 3679-3680.
"Single Clock Shift Register Latch" by T. W. Williams, IBM Technical Disclosure Bulletin, vol. 16, No. 6, Nov. 1973, p. 1961.
"Trigger Arrays Using Shift Register Latches" by S. Das Gupta, IBM Technical Disclosure Bulletin, vol. 24, No. 1B, Jun. 1981, pp. 615-616.
"Logic-Array Isolation by Testing" by P. Goel, IBM Technical Disclosure Bulletin, vol. 23, No. 7A, Dec. 1980, pp. 2794-2799.
"Functionally Independent A.C. Test for Multi-Chip Packages" by P. Goel and M. T. McMahon, IBM Technical Disclosure Bulletin, vol. 25, No. 5, Oct. 1982, pp. 2308-2310.
"Automated Data Base-Driven Digital Testing" by A. Toth et al., Computer (IEEE Computer Society) vol. 7, No. 1, Jan. 1974, pp. 13-19.
"Shift Register Latch for Package Testing in Minimum Area and Power Dissipation" by E. F. Culican, J. C. Diepenbrock and Y. M. Ting, IBM Technical Disclosure Bulletin, vol. 24, No. 11A, Apr. 1982, pp. 5598-5600.
"Shift Register Lat
DasGupta Sumit
Graf Matthew C.
Rasmussen Robert A.
Williams Thomas W.
DeBruin Wesley
International Business Machines - Corporation
Strecker Gerard R.
LandOfFree
Chip partitioning aid (CPA)-A structure for test pattern generat does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Chip partitioning aid (CPA)-A structure for test pattern generat, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Chip partitioning aid (CPA)-A structure for test pattern generat will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1736672