Chip package structure and fabricating method thereof

Details Chip package structure and fabricating method thereof Chip package structure and fabricating method thereof

2006-09-06

2008-11-04

Williams, Alexander O (Department: 2826)

Active solid-state devices (e.g., transistors, solid-state diode

Lead frame

With bumps on ends of lead fingers to connect to semiconductor

C257SE23039, C257SE23031, C257S666000, C257S669000, C257S670000, C257S672000, C257S674000, C257S698000, C257S691000, C257S692000

Reexamination Certificate

active

07446400

ABSTRACT:
A chip package structure including a chip, a lead frame, first bonding wires and second bonding wires is provided. The chip has an active surface, first bonding pads and second bonding pads, wherein the first bonding pads and the second bonding pads are disposed on the active surface. The chip is fixed below the lead frame, and the lead frame includes inner leads and bus bars. The inner leads and the bus bars are disposed above the active surface of the chip, and the bus bars are located between the inner leads and the corresponding first bonding pads. The first bonding wires respectively connect the first bonding pads and the bus bars. The second bonding wires respectively connect the bus bars and a part of the inner leads. The third bonding wires respectively connect the second bonding pads and the other of the inner leads.

REFERENCES:
patent: 6008073 (1999-12-01), King et al.
patent: 6437447 (2002-08-01), Huang et al.
patent: 6555918 (2003-04-01), Masuda et al.
patent: 6787889 (2004-09-01), Schoenfeld
patent: 2001/0001504 (2001-05-01), Sugiyama et al.
patent: 2002/0195691 (2002-12-01), Schoenfeld
patent: 2003/0021990 (2003-01-01), Tanabe et al.
patent: 2003/0127713 (2003-07-01), Schoenfeld
patent: 2003/0153134 (2003-08-01), Kawata et al.
patent: 2005/0146058 (2005-07-01), Danno
patent: 2006/0186528 (2006-08-01), Sasaki et al.
patent: 2007/0004092 (2007-01-01), Suzuki et al.
patent: 2008/0012118 (2008-01-01), Danno
patent: 2008/0017958 (2008-01-01), Wu et al.
patent: 6-252328 (1994-09-01), None

Affiliated with

Also associated with

Rating

Chip package structure and fabricating method thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Chip package structure and fabricating method thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Chip package structure and fabricating method thereof will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4039416