Chip management system

Details Chip management system Chip management system

2006-04-04

2006-04-04

Garbowski, Leigh M. (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000, C706S921000, C700S121000

Reexamination Certificate

active

07024636

ABSTRACT:
A method and system for automatically guiding a user through a design flow for an integrated circuit are disclosed. The method and system include displaying a design flow user interface on a user's computer, where the user interface includes symbols corresponding to design flow process steps. The design flow process steps are defined with a set of rules, and user input for each step is analyzed for compliance with the rules. The user is allowed to proceed to a next step in the flow once it is determined that the previous steps have been completed successfully.

REFERENCES:
patent: 5222030 (1993-06-01), Dangelo et al.
patent: 5553002 (1996-09-01), Dangelo et al.
patent: 5625565 (1997-04-01), Van Dyke
patent: 6026226 (2000-02-01), Heile et al.
patent: 6253358 (2001-06-01), Takahashi
patent: 6269467 (2001-07-01), Chang et al.
patent: 6574778 (2003-06-01), Chang et al.
patent: 6634008 (2003-10-01), Dole
patent: 6678875 (2004-01-01), Pajak et al.
patent: 6704917 (2004-03-01), Curran et al.
patent: 6721922 (2004-04-01), Walters et al.
patent: 6742165 (2004-05-01), Lev et al.
patent: 6834380 (2004-12-01), Khazei
patent: 2003/0097241 (2003-05-01), Koford et al.
patent: 2004/0025119 (2004-02-01), Hamlin
patent: 1063599 (2000-12-01), None
Funakoshi et al., “A Rule-Based VLSI Process Flow Validation System With Macroscopic Process Simulation,” IEEE Transactions on Semiconductor Manufacturing, vol. 3, No. 4, Nov. 1990, pp. 239-246.
“Method and Apparatus For Implementing A Metamethodology”, by James Koford et al. U.S. Appl. No. 10/015,194, Filed: Nov. 20, 2001.
“Hercules Software Guide”, Sutton et al., Department of Electrical and Computer Engineering, Carnegie Mellon University, Jul. 19, 1996, pp. 1-34.
“Building Design Flows in Nelsis”, Bosch et al., Delft Institute of Microelectronics and Submicron Technology, Sep. 10, 1996, pp. 1.1-6.5.
“Graphical Methodology Language for CAD Frameworks”, Proceedings of the 7th International Conference—Author(s)—Bushnell, et al.
“Design Methodology Management”, Kleinfeldt et al., Proceedings of the IEEE, vol. 82, No. 2, Feb. 1994, pp. 231-250.
“Incorporating Design Flow Management in a Framework Based CAD System”, Bingley et al., Proceedings of the IEEE/ACM International Conference on Computer AideDesign, Nov. 8-12, 1992, pp. 538-545.

Affiliated with

Also associated with

Rating

Chip management system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Chip management system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Chip management system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3623092