Chip information managing method, chip information managing...

Details Chip information managing method, chip information managing... Chip information managing method, chip information managing...

2008-04-15

2008-04-15

Dinh, Son (Department: 2824)

Static information storage and retrieval

Read/write circuit

Bad bit

C365S201000

Reexamination Certificate

active

07359263

ABSTRACT:
In replacing word lines having defective addresses with redundant word lines, information is held in a relationship between the word lines and the redundant word lines. In other words, information is held in a replacement rule. With this arrangement, information such as a lot number, a wafer number within the lot, and a position of a chip within the wafer can be held in the chip, without increasing the chip area at all and without using a large database.

REFERENCES:
patent: 6532182 (2003-03-01), Ogawa et al.
patent: 3555859 (2004-05-01), None

Affiliated with

Also associated with

Rating

Chip information managing method, chip information managing... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Chip information managing method, chip information managing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Chip information managing method, chip information managing... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2746815