Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-11-05
2010-10-26
Rossoshek, Helen (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C703S014000, C703S019000
Reexamination Certificate
active
07823108
ABSTRACT:
An integrated circuit chip is made using Genie, a described computer chip design tool which can analyze the data contained within an entire endpoint report, compute relationships between paths based on shared segments, and display this information graphically to the designer. Specifically, Genie groups failing paths into Timing Islands. A timing island is a group of paths which contain at least one shared segment. The most frequently shared segment is sifted to the top of the priority list for each island, and is labeled as the Hub. Thinking of timing islands as a tree, the hub of the island would be the trunk. If you chop the tree down by the trunk, all of the branches, limbs and twigs will fall down too. This is analogous to fixing the timing failures in the hub, and the fix trickling out to each of the segments that dangle off the hub.
REFERENCES:
patent: 5095454 (1992-03-01), Huang
patent: 5218551 (1993-06-01), Agrawal et al.
patent: 5220512 (1993-06-01), Watkins et al.
patent: 5237514 (1993-08-01), Curtin
patent: 5521837 (1996-05-01), Frankle et al.
patent: 5555188 (1996-09-01), Chakradhar
patent: 5587919 (1996-12-01), Cheng et al.
patent: 5608645 (1997-03-01), Spyrou
patent: 5636372 (1997-06-01), Hathaway et al.
patent: 5663888 (1997-09-01), Chakradhar
patent: 5719783 (1998-02-01), Kerzman et al.
patent: 5790435 (1998-08-01), Lewis et al.
patent: 6086631 (2000-07-01), Chaudhary et al.
patent: 6099583 (2000-08-01), Nag
patent: 6209123 (2001-03-01), Maziasz et al.
patent: 6233724 (2001-05-01), LaBerge
patent: 6292926 (2001-09-01), Fukui et al.
patent: 6397170 (2002-05-01), Dean et al.
patent: 6470482 (2002-10-01), Rostoker et al.
patent: 6507937 (2003-01-01), Tetelbaum
patent: 6598209 (2003-07-01), Sokolov
patent: 6601226 (2003-07-01), Hill et al.
patent: 6643683 (2003-11-01), Drumm et al.
patent: 6836753 (2004-12-01), Silve
patent: 6915249 (2005-07-01), Sato et al.
patent: 6944840 (2005-09-01), Sasaki et al.
patent: 6952816 (2005-10-01), Gupta et al.
patent: 7000210 (2006-02-01), Wu et al.
patent: 7013445 (2006-03-01), Teig et al.
patent: 7117466 (2006-10-01), Kalafala et al.
patent: 7139992 (2006-11-01), Xing et al.
patent: 7274208 (2007-09-01), DeHon et al.
patent: 7356793 (2008-04-01), Curtin et al.
patent: 7421674 (2008-09-01), Nishida
patent: 2002/0013933 (2002-01-01), Shiba
patent: 2003/0144828 (2003-07-01), Lin
patent: 2003/0145294 (2003-07-01), Ward et al.
patent: 2003/0159118 (2003-08-01), Lindkvist
patent: 2003/0229865 (2003-12-01), Bakarian et al.
patent: 2004/0068708 (2004-04-01), Sivaraman et al.
patent: 2004/0153988 (2004-08-01), Ito et al.
patent: 2004/0205681 (2004-10-01), Nozuyama
patent: 2005/0034091 (2005-02-01), Harn
patent: 2005/0066297 (2005-03-01), Kalafala et al.
patent: 2005/0088887 (2005-04-01), Wang
patent: 2005/0262463 (2005-11-01), Cohn et al.
patent: 2006/0010413 (2006-01-01), Curtin et al.
patent: 2006/0190885 (2006-08-01), Ohkubo
patent: 2006/0259885 (2006-11-01), Mortensen et al.
patent: 2008/0052655 (2008-02-01), Curtin et al.
patent: 2009/0119630 (2009-05-01), Binder et al.
patent: 2009/0132983 (2009-05-01), Gass et al.
patent: 2000011680 (2000-01-01), None
patent: 2002245110 (2002-08-01), None
Ferrandi et al., “Symbolic Optimization of Interacting Controllers Based on Redundancy Identification and Removal”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 19, No. 7, Jul. 2000,pp.760-772.
Chuang et al., “Timing and Area Optimization for Standard-Cell VLSI Circuit Design”, IEEE Transactions On Computer-Aided Design Of Integrated Circuits and Systems, vol. 14, No. 3, Mar. 1995, pp. 308-320.
NB82081720, “I/O Pin Assignment in a Computer”, IBM Technical Disclosure Bulletin, vol. 25, No. 3B, Aug. 1, 1982, pp. 1720-1724 (6 pages).
Xi et al., “Useful-Skew Clock Routing With Gate Sizing for Low Power Design”, Proceedings of 33rd Design Automation Conference, Jun. 3, 1996, pp. 383-388.
Cadigan, Jr. Michael J.
Curtin James J.
Hughes Edward J.
Mcllvain Kevin M.
Neves Jose L.
Cantor & Colburn LLP
International Business Machines - Corporation
Kinnaman, Jr. William
Rossoshek Helen
LandOfFree
Chip having timing analysis of paths performed within the... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Chip having timing analysis of paths performed within the..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Chip having timing analysis of paths performed within the... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4193289