Chip design verifying and chip testing apparatus and method

Details Chip design verifying and chip testing apparatus and method Chip design verifying and chip testing apparatus and method

2007-02-27

2007-02-27

Do, Thuan (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000

Reexamination Certificate

active

10297120

ABSTRACT:
A chip design verifying and chip testing apparatus is provided including a storing means for storing an application program verifying an operation of a chip and testing the chip, the chip having a plurality of blocks, an I/O file, and a test vector; an interface means controlling a data transmission between the storing means and the chip, the interface means having a data applying means for applying the I/O file and/or the test vector outputted from the storing means and a data storing means for storing data outputted from the chip; and a computer including a CPU for performing and controlling the application program.

REFERENCES:
patent: 5535223 (1996-07-01), Horstmann et al.
patent: 5613102 (1997-03-01), Chiang et al.
patent: 5650938 (1997-07-01), Bootehsaz et al.
patent: 6016563 (2000-01-01), Fleisher
patent: 6067652 (2000-05-01), Fusco et al.
patent: 6205407 (2001-03-01), Testa et al.
patent: 6678645 (2004-01-01), Rajsuman et al.
patent: 6704895 (2004-03-01), Swoboda et al.
patent: 59-090067 (1984-05-01), None
patent: 61-056984 (1986-03-01), None
patent: 04-019579 (1992-01-01), None
patent: 05-150009 (1993-06-01), None
patent: 07-140211 (1995-06-01), None
patent: 07-167922 (1995-07-01), None
patent: 08-136614 (1996-05-01), None
patent: 11-083946 (1999-03-01), None
patent: 2000-065904 (2000-03-01), None
International Search Report PCT/KR01/00937; May 17, 2002.
International Preliminary Examination Report; PCT/KR01/00937; Sep. 13, 2002.

Affiliated with

Also associated with

Rating

Chip design verifying and chip testing apparatus and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Chip design verifying and chip testing apparatus and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Chip design verifying and chip testing apparatus and method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3849081