Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Patent
1993-07-02
1995-11-14
Westin, Edward P.
Electronic digital logic circuitry
Clocking or synchronizing of logic stages or gates
257208, H03K 19096
Patent
active
054670330
ABSTRACT:
A master clock signal, used to operate the clock devices (e.g., flip flops) formed on an integrated circuit chip, includes first and second clock paths. The first clock path is a linear trunk having laterally extending tributaries. The clock trunk is driven, through buffer circuits, at both ends with the master clock, and the internal devices coupled to the tributaries to receive the clock signal. The second path comprises a closed loop formed proximate the periphery of the integrated circuit chip. Clock buffer circuitry receives the master clock signal and apply that master clock signal to two points on the closed loop path. The closed loop path is used to communicate the master clock to only the input/output devices, i.e., those that receive data and/or informational signals from an external source, or that communicate such signals to a destination external to the integrated circuit.
REFERENCES:
patent: 4769558 (1988-09-01), Bach
patent: 4812684 (1989-03-01), Yamagiwa et al.
patent: 5013942 (1991-05-01), Nishimura et al.
patent: 5045725 (1991-09-01), Sasaki et al.
patent: 5164817 (1992-11-01), Eisenstadt et al.
patent: 5172330 (1992-12-01), Watanabe et al.
patent: 5235521 (1993-08-01), Johnson et al.
patent: 5270592 (1993-12-01), Takahashi et al.
Kwan Kinying
Yip Linda Y.
Driscoll Benjamin D.
Tandem Computers Incorporated
Westin Edward P.
LandOfFree
Chip clock skew control method and apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Chip clock skew control method and apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Chip clock skew control method and apparatus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1223616