Active solid-state devices (e.g. – transistors – solid-state diode – Lead frame – On insulating carrier other than a printed circuit board
Reexamination Certificate
1999-06-29
2001-09-11
Callahan, Timothy P. (Department: 2816)
Active solid-state devices (e.g., transistors, solid-state diode
Lead frame
On insulating carrier other than a printed circuit board
C257S730000, C257S777000, C361S784000, C361S803000, C361S807000
Reexamination Certificate
active
06288440
ABSTRACT:
BACKGROUND OF THE INVENTION
The invention involves a chip arrangement having a substrate plate or board, which has at least one passage through it, into which a carrier chip is inserted. A carrier chip surface has at least one integrated conductor path that connects at least one electrical or electronic structural component, in particular a sensor, with at least one electrical connection contact.
A chip arrangement of this type has become known through obvious prior use on the market. It is used to examine biological cells, which are settled in a nutrient medium on the surface of the substrate plate and the support chip inserted therein. In the support chip of the previously known chip arrangement, a sensor is integrated, with which measurement signals are detected at the cells or the nutrient medium and can be guided further via conductor paths to a measurement device and evaluation device. So that the chip arrangement can be handled well in practice, it has proven expedient if it has a certain minimum size and is constructed, for example, as an essentially rectangular board with a size of 2.5×3 cm. Since semiconductor chips of this size are relatively expensive to manufacture, in the previously known chip arrangement, a carrier chip having the sensor is inserted into a substrate board made of glass. The chip arrangement can thereby be handled well, and nevertheless the dimensions of the carrier chip can be selected to be relatively small, so that the chip arrangement can be manufactured in a correspondingly cost-effective manner.
In the previously known chip arrangement, the carrier chip is inserted into the opening located in the substrate board in such a way that the surface of the carrier chip, which has the conductor paths, essentially connects in a flush manner onto a flat-sided surface of the substrate board, which also has conductor paths. For this purpose, the conductor paths of the carrier chips are connected via bonding compounds to those of the substrate board. The conductor paths of the substrate board lead to connection contacts which are connectable to a measurement and evaluation device. In the area of the bonding compounds of the conductor paths, bonding pads are arranged respectively on the carrier chip and on the substrate board.
So that the conductor paths of the carrier chip are electrically insulated from a medium to be examined, for example a nutrient medium with biological cells, they are covered with a passivation layer, which is applied in the manufacture of the carrier chip using masking technology. Since the bonding pads must be accessible when applying the bonding compounds that connect the carrier chip with the substrate board, the passivation layer has a recess in the respective area of the bonding pad. The bonding pads are therefore poured, after application of the bonding compounds, into an electrically insulating plastic mass, which encloses the bonding pads and the bonding compounds applied on them. This sealing of the bonding pads with plastic has, however, proven to be of little reliability in practice, since the nutrient medium for the cells to be examined, which is located in the area of the sensor in the use position of the chip arrangement, contains ions and salts which can infiltrate the plastic mass. A gap thereby forms between the plastic mass and the substrate board, through which the ions or salts can reach the bonding pads. Here, the danger exists on the one hand, that leak currents, which falsify the measurement signals, form between the bonding pads and the nutrient medium, and on the other hand, the salts and ions contained in the nutrient medium also cause, however, corrosion on the bonding pads, which reduces the lifetime of the chip arrangement.
From Japanese published patent application (kokai) JP 07103934 A, a chip arrangement is also already known, in which the carrier chip lies flat, with its rear side facing away from the electrical structural component, on the flat-sided surface of a substrate board and is connected to it. Here, the electrical connection between the carrier chip and the substrate board is made using a through-contact penetrating the substrate board, which leads from the rear side of the carrier chip to the rear flat side of the substrate board that faces away from the carrier chip. The connection lines to a measurement and evaluation device can thus be connected to the rear side of the substrate board that is facing away from the medium to be examined, whereby corrosion formation on the bonding pads and/or conductor paths is prevented. It is unfavorable, however, in this process, that the through-contact can only be realized with a relatively large production engineering expense, which is why the manufacture of the chip arrangement is comparatively time-intensive and expensive.
SUMMARY OF THE INVENTION
An object of the invention is therefore to create a chip arrangement of the type described at the outset, which has a good corrosion-resistance with respect to a medium to be examined or treated with the electrical or electronic structural component, and which nevertheless can be manufactured in a simple and cost-effective manner.
The solution of this object consists in that the carrier chip is inserted into the through opening in such a manner that it extends with its ends beyond the flat-sided surfaces of the substrate board which face away from each other, and thereby forms overhangs; that on the overhang that extends beyond the one surface, the structural component is arranged and on the overhang extending beyond the other surface, the connection contact is arranged; that the conductor path connecting the structural component and the connection contact to each other goes through the opening of the substrate board; and that between the substrate board and the carrier chip, a seal is provided.
The carrier chip is thus arranged with its chip plane transverse to the extension plane of the substrate board and penetrates it, so that on the two surfaces of the substrate board that face away from each other, a respective portion of the carrier chip projects beyond the respective surface of the substrate board and forms an overhang there. Here, the electrical or electronic structural component is arranged on the overhang that is located on the one substrate board surface, and the connection contact connected via the conductor path integrated in the carrier chip is arranged on the overhang located on the other substrate board surface. The connection contact is thus located on the rear side of the substrate board, which faces away from the electrical or electronic structural component, so that the conductor path areas located in the area of the overhang having the structural component can be completely covered by a passivation layer. Such a passivation layer can, for example, be manufactured by thin-film technology with great accuracy and resistance to moisture, so that corrosion on the conductor path integrated in the carrier chip by the medium that is to be examined or treated with the electrical or electronic structural component is prevented to the greatest extent possible.
The seal arranged between the carrier chip and the substrate board prevents the medium located on the front side of the substrate board from reaching the connection contact arranged on the rear side of the substrate board. The opening arranged in the substrate board can, for example, be made in the substrate board using ultrasonic drilling. The chip arrangement can thus be manufactured in a simple and cost-effective manner. Since a plastic mass for pouring-in of bonding pads can be omitted, the chip arrangement has, moreover, especially compact dimensions.
Expediently, the carrier chip can be detachably connected to the substrate board. The carrier chip can then, if necessary, be easily replaced, when the structural component has reached its planned lifetime or if it should ever break down through contact with a chemically aggressive medium that is to be examined or treated.
In a preferred and especially advantageous embodiment o
Baumann Werner
Ehret Ralf
Gahle Hans-Jurgen
Igel Gunter
Lehmann Mirko
Akin Gump Strauss Hauer & Feld L.L.P.
Callahan Timothy P.
Micronas GmbH
Nguyen Minh
LandOfFree
Chip arrangement does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Chip arrangement, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Chip arrangement will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2449259