Semiconductor device manufacturing: process – Including control responsive to sensed condition – Electrical characteristic sensed
Reexamination Certificate
2007-02-20
2007-02-20
Owens, Douglas W. (Department: 2811)
Semiconductor device manufacturing: process
Including control responsive to sensed condition
Electrical characteristic sensed
C438S014000, C438S015000, C438S017000, C438S018000
Reexamination Certificate
active
09648095
ABSTRACT:
Disclosed is a semiconductor die having a plurality of dummy fillings positioned and sized to minimize defects during chemical mechanical polishing is disclosed. At least one of the dummy fillings is coupled to an underlying test structure. In a preferred embodiment, the semiconductor die also includes a plurality of conductive layers and a substrate. The underlying test structure includes a first layer portion formed from a first one of the plurality of conductive layer and a via coupling the first layer portion to the at least one dummy filling. In another aspect, the underlying test structure also has a via coupling the first layer portion to the substrate, and the underlying test structure comprises a plurality of layer portions and vias to form a multilevel test structure.
REFERENCES:
patent: 3861023 (1975-01-01), Bennett
patent: 4644172 (1987-02-01), Sandland et al.
patent: 4902967 (1990-02-01), Flesner
patent: 5489852 (1996-02-01), Gomez
patent: 5502306 (1996-03-01), Meisburger et al.
patent: 5537669 (1996-07-01), Evans et al.
patent: 5578821 (1996-11-01), Meisburger et al.
patent: 5598010 (1997-01-01), Uematsu
patent: 5665968 (1997-09-01), Meisburger et al.
patent: 5717204 (1998-02-01), Meisburger et al.
patent: 5757079 (1998-05-01), McAllister et al.
patent: 5804459 (1998-09-01), Bolam et al.
patent: 5838023 (1998-11-01), Goel et al.
patent: 5874778 (1999-02-01), Bhattacharyya et al.
patent: 5959459 (1999-09-01), Satya et al.
patent: 6001733 (1999-12-01), Huang et al.
patent: 6021214 (2000-02-01), Evans et al.
patent: 6061814 (2000-05-01), Sugasawara
patent: 6091249 (2000-07-01), Talbot et al.
patent: 6252412 (2001-06-01), Talbot et al.
patent: 6265232 (2001-07-01), Simmons
patent: 6291254 (2001-09-01), Chou et al.
patent: 6292582 (2001-09-01), Lin et al.
patent: 6309956 (2001-10-01), Chiang et al.
patent: 6312963 (2001-11-01), Chou et al.
patent: 6324298 (2001-11-01), O'Dell et al.
patent: 6344750 (2002-02-01), Lo et al.
patent: 6348690 (2002-02-01), Iwabuchi et al.
patent: 6403389 (2002-06-01), Chang et al.
patent: 6528818 (2003-03-01), Satya et al.
patent: 6583413 (2003-06-01), Shinada et al.
patent: 6614049 (2003-09-01), Koyama
patent: 0 853 243 (1998-07-01), None
patent: 0 892 275 (1999-01-01), None
patent: 02087544 (1990-03-01), None
patent: WO 99/22310 (1999-05-01), None
patent: WO 99/22311 (1999-05-01), None
Tugbawa, et al, “Pattern And Process Dependencies In Copper Damascene Chemical Mechanical Polishing Processes,” Jun. 1998, VLSI Multilevel Interconnect conference (VMIC).
Park et al, “Multi-Level Pattern Effects In Copper CMP,” Oct. 1999, CMP Symposium Electrochemical Society Meeting.
Mantalas Lynda C.
Pinto Gustavo A.
Satya Akella V. S.
Beyer Weaver & Thomas LLP
KLA-Tencor
Owens Douglas W.
LandOfFree
Chemical mechanical polishing test structures and methods... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Chemical mechanical polishing test structures and methods..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Chemical mechanical polishing test structures and methods... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3840208