Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2006-08-29
2009-10-20
Hoang, Quoc D (Department: 2892)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C451S036000, C257SE21230, C257SE21304, C257SE21571
Reexamination Certificate
active
07605074
ABSTRACT:
Provided is a CMP method. According to the CMP method, an interlayer insulating layer having two or more layers is etched to form a trench and/or via hole, and a combined thickness of the two or more layers are measured. A barrier metal layer and a metal layer are sequentially formed in the trench and/or via hole. Portions of the metal layer, the barrier metal layer and the interlayer insulating layer are removed. After that, the combined thickness of the two or more insulating layers is measured again.
REFERENCES:
patent: 6914000 (2005-07-01), Kamada
patent: 7084056 (2006-08-01), Won
Dongbu Electronics Co. Ltd.
Fortney Andrew D.
Hoang Quoc D
The Law Offices of Andrew D. Fortney
LandOfFree
Chemical mechanical polishing and method for manufacturing... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Chemical mechanical polishing and method for manufacturing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Chemical mechanical polishing and method for manufacturing... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4112282