Checkpointing a superscalar, out-of-order processor for...

Details Checkpointing a superscalar, out-of-order processor for... Checkpointing a superscalar, out-of-order processor for...

2005-11-22

2005-11-22

Beausoliel, Robert (Department: 2113)

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

C712S227000, C712S228000

Reexamination Certificate

active

06968476

ABSTRACT:
The present invention relates to data processing systems with built-in error recovery from a given checkpoint. In order to checkpoint more than one instruction per cycle it is proposed to collect updates of a predetermined maximum number of register contents performed by a respective plurality of CISC/RISC instructions in a buffer (CSB)(60) for checkpoint states, whereby a checkpoint state comprises as many buffer slots as registers can be updated by said plurality of CISC instructions and an entry for a Program Counter value associated with the youngest external instruction of said plurality, and to update an Architected Register Array (ARA)(64) with freshly collected register data after determining that no error was detected in the register data after completion of said youngest external instruction of said plurality of external instructions. Handshake synchronization for consistent updates between storage in an L2-cache (66) via a Store Buffer (65) and an Architected Register Array (ARA) (64) is provided which is based on the youngest instruction ID (40) stored in the Checkpoint State Buffer (CSB) (60).

REFERENCES:
patent: 6115730 (2000-09-01), Dhablania et al.
patent: 6581155 (2003-06-01), Lohman et al.
patent: 6785842 (2004-08-01), Zumkehr et al.
patent: 6810489 (2004-10-01), Zhang et al.
patent: 2004/0221212 (2004-11-01), Ando

Affiliated with

Also associated with

Rating

Checkpointing a superscalar, out-of-order processor for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Checkpointing a superscalar, out-of-order processor for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Checkpointing a superscalar, out-of-order processor for... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3456577