Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-09-13
2005-09-13
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
06944839
ABSTRACT:
A method for checking layout accuracy in an integrated circuit design includes creating a schematic, adding a line width marker to selected lines having a width greater than an absolute minimum width, and assigning a line width to each line width marker. A layout is created and is checked versus the schematic. A design is extracted from the layout. The design has a design line width corresponding to each line having a line width marker. The design line width is checked versus the marker line width for each line having a line width marker.
REFERENCES:
patent: 5367467 (1994-11-01), Sezaki et al.
patent: 5706295 (1998-01-01), Suzuki
patent: 5963729 (1999-10-01), Aji et al.
patent: 5967729 (1999-10-01), Foes
patent: 6038020 (2000-03-01), Tsukuda
patent: 6038383 (2000-03-01), Young et al.
patent: 6078737 (2000-06-01), Suzuki
patent: 6115546 (2000-09-01), Chevallier et al.
patent: 6271548 (2001-08-01), Umemoto et al.
patent: 6295627 (2001-09-01), Gowni et al.
patent: 6425113 (2002-07-01), Anderson et al.
patent: 6470477 (2002-10-01), Scott
patent: 6487706 (2002-11-01), Barkley et al.
patent: 6516451 (2003-02-01), Patin
patent: 6546540 (2003-04-01), Igarashi et al.
Ababei Adriana
Chevallier Christophe
Bowers Brandon
Leffert Jay & Polglaze P.A.
Micro)n Technology, Inc.
LandOfFree
Checking layout accuracy in integrated circuit designs does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Checking layout accuracy in integrated circuit designs, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Checking layout accuracy in integrated circuit designs will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3369593