Electronic digital logic circuitry – Function of and – or – nand – nor – or not – Field-effect transistor
Patent
1999-01-21
2000-01-18
Tokar, Michael
Electronic digital logic circuitry
Function of and, or, nand, nor, or not
Field-effect transistor
326 95, H03K 19096
Patent
active
060160659
ABSTRACT:
A storage element for a semiconductor device in accordance with preferred embodiments exhibit less noise and consumes less power with faster speed. A first circuit maintains a first storage node at a same signal level of a previous state when an input signal at an input electrode transits from one of (i) first signal level to second signal level and (ii) third signal level to second signal level. The first circuit includes a first plurality of transistors coupled to the input electrode, and a first pair of transistors coupled to said first plurality of transistors and coupled to each other at the first storage node. A second circuit, coupled to said first circuit, changes a condition of said first storage node to one of (i) first signal level when the input signal transits from the second signal level to the first signal level and (ii) third signal level when the input signal transits from the second signal level to the third signal level.
REFERENCES:
patent: 3796893 (1974-03-01), Hoffman et al.
patent: 4169233 (1979-09-01), Haraszti
patent: 4355377 (1982-10-01), Sud et al.
patent: 4561702 (1985-12-01), McAdams
patent: 4570084 (1986-02-01), Griffin et al.
patent: 4734597 (1988-03-01), Ullrich et al.
patent: 4831287 (1989-05-01), Golab
patent: 5023841 (1991-06-01), Akrout et al.
patent: 5049763 (1991-09-01), Rogers
patent: 5162681 (1992-11-01), Lee
patent: 5378940 (1995-01-01), Knight, Jr. et al.
patent: 5502680 (1996-03-01), Du et al.
patent: 5504443 (1996-04-01), Gross et al.
patent: 5526314 (1996-06-01), Kumar
patent: 5594361 (1997-01-01), Campbell
patent: 5650971 (1997-07-01), Longway
Kawahara, T., et al., "A Charge Recycle Refresh for Gb-Scale DRAM's in File Applications," IEEE Journal of Solid-State Circuits, vo. 29, No. 6, Jun. 1994, pp. 715-722.
Younis and Knight, "Practical Implementation of Charge Recovering Asymptotically Zero Power CMOS," Research on Integrated Systems; Proc. 1993 Symp., Cambridge, MA 1993.
H.Y. Huang et al., "True-single phase All-N-logic Differential Logic (TADL) for very high-speed complex VLSI," Proc. IEEE ISCAS, May 1996.
Leilani R. Tamura et al., "A 4-ns BiCMOS Translation-Lookaside Buffer;" Journal of Solid-State Circuits, vol. 25, No. 5, Oct. 1990, pp. 1093-1101.
Le Don Phu
LG Semicon Co. Ltd.
Tokar Michael
LandOfFree
Charges recycling differential logic(CRDL) circuit and storage e does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Charges recycling differential logic(CRDL) circuit and storage e, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Charges recycling differential logic(CRDL) circuit and storage e will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-565449