Charge storage memory with isolation nodal for each bit line

Details Charge storage memory with isolation nodal for each bit line Charge storage memory with isolation nodal for each bit line

1978-06-15

1980-01-22

Hecker, Stuart N.

Static information storage and retrieval

Systems using particular element

Semiconductive

365189, G11C 1134, G11C 700

Patent

active

041853180

ABSTRACT:
A conductor-insulator-semiconductor (CIS) structure for a random access surface charge memory system is disclosed. The memory system comprises an array of memory cells including charge storage regions, charge transfer regions and charge receive-source regions formed along the surface-adjacent portions of a semiconductor substrate. A charge-storage line insulatingly overlies the storage regions of a row of memory cells and a bit line, comprising an extended region of opposite-conductivity-type, interconnects the receive-source regions of the same memory cells. Addressing in the Y-direction (word selection) is provided by charge transfer lines insulatingly overlying the charge transfer regions of a column of memory cells. Selected memory cells are addressed for read and write purposes by first activating the word select line which makes available one cell in each row of the memory. The desired row is then selected by means external to the array of memory cells. All cells of the selected word line are refreshed, but only one cell is addressed for read and write purposes. Means for reading, writing and refreshing data in the memory system are also disclosed.

REFERENCES:
patent: 3720922 (1973-03-01), Kosonocky

Affiliated with

Also associated with

Rating

Charge storage memory with isolation nodal for each bit line does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Charge storage memory with isolation nodal for each bit line, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Charge storage memory with isolation nodal for each bit line will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-337221