Charge recycling differential logic (CRDL) circuit having true s

Details Charge recycling differential logic (CRDL) circuit having true s Charge recycling differential logic (CRDL) circuit having true s

1997-10-15

2000-02-22

Nelms, David

Electronic digital logic circuitry

Function of and, or, nand, nor, or not

Field-effect transistor

365205, H03K 19094

Patent

active

060284536

ABSTRACT:
A novel logic family, called Charge Recycling Differential Logic (CRDL) circuit, reduces power consumption by utilizing a charge recycling technique and has a speed comparable to those of conventional dynamic logic circuits. The CRDL circuit also has improved noise margin due to inherently static operation. An 8-bit Manchester carry chain and full adders were fabricated using a 0.8 .mu.m single-poly double-metal n-well CMOS technology. The measurement results indicate about 16-48% improvements in power-delay product are obtained compared with Differential Cascode Voltage Switch (DCVS) circuit. Further, a circuit operating under a true single-phase clock signal includes a plurality of pipelined stages having a plurality of function blocks to implement a prescribed function. The function blocks are implemented using the novel CRDL circuit. An adder based on the CRDL circuit provided improved performance and reduced power consumption compared to an adder based on the DCVS circuit.

REFERENCES:
patent: 5378940 (1995-01-01), Knight, Jr. et al.
patent: 5502680 (1996-03-01), Du et al.
patent: 5526314 (1996-06-01), Kumar
patent: 5650971 (1997-07-01), Longway
Kawahara, T., et al., "A Charge Recycle Refresh for Gb-Scale DRAM's in File Applications," IEEE Journal of Solid-State Circuits, Vo. 29, No. 6, Jun. 1994, pp. 715-722.
Younis and Knight, "Practical Implementation of Charge Recovering Asymptotically Zero Power CMOS," Research on Integrated Systems; Proc. 1993 Symp., Cambridge, MA 1993.
H.Y. Huang et al., "True-single phase All-N-logic Differential Logic (TADL) for very high-speed complex VLSI," Proc. IEEE ISCAS, May 1996.
Leilani R. Tamura et al., "A 4-ns BiCMOS Translation-Lookaside Buffer;" Journal of Solid-State Circuits, vol. 25, No. 5, Oct. 1990, pp. 1093-1101.

Affiliated with

Also associated with

Rating

Charge recycling differential logic (CRDL) circuit having true s does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Charge recycling differential logic (CRDL) circuit having true s, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Charge recycling differential logic (CRDL) circuit having true s will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-523392