Electricity: measuring and testing – Fault detecting in electric circuits and of electric components – Of individual circuit component or element
Reexamination Certificate
2006-08-03
2009-02-10
Karlsen, Ernest F (Department: 2829)
Electricity: measuring and testing
Fault detecting in electric circuits and of electric components
Of individual circuit component or element
C324S765010, C438S018000
Reexamination Certificate
active
07489152
ABSTRACT:
An integrated circuit (IC) includes multiple embedded test circuits that all include a ring oscillator coupled to a test load. The test load either is a direct short in the ring oscillator or else is a interconnect load that is representative of one of the interconnect layers in the IC. A model equation is defined for each embedded test circuit, with each model equation specifying the output delay of its associated embedded test circuit as a function of Front End OF the Line (FEOL) and Back End Of the Line (BEOL) parameters. The model equations are then solved for the various FEOL and BEOL parameters as functions of the test circuit output delays. Finally, measured output delay values are substituted in to these parameter equations to generate actual values for the various FEOL and BEOL parameters, thereby allowing any areas of concern to be quickly and accurately identified.
REFERENCES:
patent: 4870346 (1989-09-01), Mydill et al.
patent: 4937770 (1990-06-01), Samuels et al.
patent: 5150044 (1992-09-01), Hashizume et al.
patent: 5347519 (1994-09-01), Cooke et al.
patent: 5550843 (1996-08-01), Yee
patent: 5574853 (1996-11-01), Barch et al.
patent: 5623502 (1997-04-01), Wang
patent: 5648973 (1997-07-01), Mote
patent: 5790479 (1998-08-01), Conn
patent: 5937179 (1999-08-01), Swoboda
patent: 5963043 (1999-10-01), Nassif et al.
patent: 5968196 (1999-10-01), Ramamurthy et al.
patent: 5991898 (1999-11-01), Rajski et al.
patent: 6005829 (1999-12-01), Conn et al.
patent: 6006347 (1999-12-01), Churchill et al.
patent: 6219305 (2001-04-01), Patrie et al.
patent: 6507942 (2003-01-01), Calderone et al.
patent: 6553545 (2003-04-01), Stinson et al.
patent: 6657504 (2003-12-01), Deal et al.
patent: 6724214 (2004-04-01), Manna et al.
patent: 6759863 (2004-07-01), Moore
patent: 6792374 (2004-09-01), Corr
patent: 6882172 (2005-04-01), Suzuki et al.
patent: 6903564 (2005-06-01), Suzuki
patent: 7109734 (2006-09-01), Yuan et al.
patent: 2003/0204352 (2003-10-01), Corr
Bejoy G. Oomman et al.; “A Universal Technique for Accelerating Simulation of Scan Test Patterns”; IEEE Proceedings International Test Conference, Oct. 20-25, 1996; pp. 135-141.
Karen M. Gonzalez-Valentin; “Extraction of Variation Sources Due to Layout Practices”; May 24, 2002; Massachusetts Institute of Technology; XP002326159; pp. 1-107.
Hart Michael J.
Ling Zicheng G.
Young Steven P.
Yuan Xiao-Jie
Karlsen Ernest F
Kubodera John
Xilinx , Inc.
LandOfFree
Characterizing circuit performance by separating device and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Characterizing circuit performance by separating device and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Characterizing circuit performance by separating device and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4089099