Channel mechanisms for communicating with a processor event...

Details Channel mechanisms for communicating with a processor event... Channel mechanisms for communicating with a processor event...

2011-04-19

2011-04-19

Myers, Paul R (Department: 2111)

Electrical computers and digital data processing systems: input/

Interrupt processing

C710S005000, C710S036000, C710S039000, C710S262000, C710S268000

Reexamination Certificate

active

07930457

ABSTRACT:
Mechanisms for communicating with a processor event facility are provided. The mechanisms make use of a channel interface as the primary mechanism for communicating with the processor event facility. The channel interface provides channels for communicating with processor facilities, memory flow control facilities, machine state registers, and external processor interrupt facilities, for example. These channels may be designated as blocking or non-blocking. With blocking channels, when no data is available to be read from the corresponding registers, or there is no space available to write to the corresponding registers, the processor is placed in a low power “stall” state. The processor is automatically awakened, via communication across the blocking channel, when data becomes available or space is freed. Thus, the channels of the present invention permit the processor to stay in a low power state.

REFERENCES:
patent: 5870627 (1999-02-01), O'Toole et al.
patent: 6321295 (2001-11-01), Vincent
patent: 6363438 (2002-03-01), Williams et al.
patent: 6453365 (2002-09-01), Habot
patent: 6496925 (2002-12-01), Rodgers et al.
patent: 6601150 (2003-07-01), Scheinbart et al.
patent: 6662242 (2003-12-01), Holm et al.
patent: 6681295 (2004-01-01), Root et al.
patent: 6970966 (2005-11-01), Gemelli et al.
patent: 7010626 (2006-03-01), Kahle
patent: 7111089 (2006-09-01), Karam et al.
patent: 7130942 (2006-10-01), Gemelli et al.
patent: 7386636 (2008-06-01), Day et al.
patent: 7500039 (2009-03-01), Day et al.
patent: 2003/0099254 (2003-05-01), Richter
patent: 2004/0158664 (2004-08-01), Zilavy
patent: 2004/0193754 (2004-09-01), Kahle
patent: 2004/0264445 (2004-12-01), Day et al.
patent: 2006/0010264 (2006-01-01), Rader et al.
patent: 2006/0059302 (2006-03-01), Tsuruta
patent: 2007/0041403 (2007-02-01), Day et al.
patent: 2007/0043936 (2007-02-01), Day et al.
patent: 2007/0079018 (2007-04-01), Day et al.
patent: 2008/0244200 (2008-10-01), Day et al.
patent: 2008/0288757 (2008-11-01), Day et al.
patent: 1 026 596 (2000-08-01), None
patent: PUPA S62-280956 (1987-05-01), None
patent: PUPA H01-048166 (1989-02-01), None
patent: 2000-267987 (2000-09-01), None
patent: PUPA 02-342165 (2002-11-01), None
patent: PUPA 2005-056401 (2005-03-01), None
patent: WO/0196979 (2001-12-01), None
U.S. Appl. No. 11/207,970, Image File Wrapper printed Mar. 24, 2010, 2 pages.
U.S. Appl. No. 11/207,971, Image File Wrapper printed Mar. 24, 2010, 2 pages.
U.S. Appl. No. 11/207,986, Image File Wrapper printed Mar. 24, 2010, 2 pages.
U.S. Appl. No. 12/106,483, Image File Wrapper printed Mar. 24, 2010, 2 pages.
U.S. Appl. No. 12/129,114, Image File Wrapper printed Mar. 24, 2010, 1 page.
Notice of Allowance mailed Apr. 7, 2010 for U.S. Appl. No. 11/207,970; 4 pages.
Office Action mailed May 6, 2010 for U.S. Appl. No. 12/129,114; 12 pages.
Interview Summary mailed Jul. 19, 2010 for U.S. Appl. No. 12/129,114; 3 pages.
Notice of Allowance mailed Sep. 2, 2010 for U.S. Appl. No. 12/129,114; 5 pages.
Response to Office Action filed with the USPTO on Aug. 6, 2010 for U.S. Appl. No. 12/129,114, 17 pages.
Office Action dated Dec. 7, 2010 for U.S. Appl. No. 12/106,483; 22 pages.

Affiliated with

Also associated with

Rating

Channel mechanisms for communicating with a processor event... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Channel mechanisms for communicating with a processor event..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Channel mechanisms for communicating with a processor event... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2679253