Changing clock delays in an integrated circuit for skew...

Details Changing clock delays in an integrated circuit for skew... Changing clock delays in an integrated circuit for skew...

2001-11-20

2003-04-15

Siek, Vuthe (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

06550045

ABSTRACT:

FIELD OF THE INVENTION
This invention relates to designing integrated circuit (IC) chips, and particularly to changing clock delays within a clock net of a complex application specific integrated circuit (ASIC). Most particularly, the invention is directed to changing the clock delay within a clock net for skew optimization, and to changing and budgeting clock delays between several clock nets of an ASIC to achieve optimal global clock delay and skew.
BACKGROUND OF THE INVENTION
Problems associated with timing closure of clock nets in ASICs increase with the complexity of ASIC designs and the need for higher operating frequencies of ASIC chips. Presently, timing closure is resolved using clock optimization techniques that address the clock logics separately from the data logics. While the clock optimization problem might be simplified by separating clock logics and data logics in synthesis, this technique also reduces the optimization potential by dividing a single two-dimensional optimization problem into two one-dimensional problems.
The data logics affect timing closure in clock logics. Consequently, the one-dimensional problem solution addressing only the clock logics did not always lead to optimal clock balance between different clock nets. As a result, new optimization techniques are needed to implement the designs more efficiently.
SUMMARY OF THE INVENTION
To achieve better timing results, the present invention provides an integrated approach whereby the clock logics are synthesized and optimized simultaneously with the data logics. The clock logics are restructured based on the timing information of the data logics so that the clock delays (or useful skews) can be used to fix timing violations.
In one embodiment, clock delays are balanced for optimization of clock skew in a clock net of an ASIC by restructuring part of the net. The clock net has at least one clock source. Clock cells to be balanced are selected and a slack is calculated for each selected clock cell based on an insertion delay associated with the clock source and the clock arrival and transition times required by the selected clock cell. The cell delay is adjusted based on the calculated slack.
In other embodiments, groups of clock domains having timing paths between them are identified. Clock insertion delays are equalized for all clock domains of the group. Preferably, clock insertion delay equalization is performed using buffers and an additional delay coefficient. The clock insertion delays are changed by restructuring the buffers to optimize paths between different clock domains.
In other embodiments, clock pins having timing violations are identified based on both clock delay and data delay. The clock net is restructured to optimize timing in the domain.
In one embodiment, the invention is manifest as a computer readable program containing code that, when executed by a processor, causes the processor to balance clock delays to optimize skew in the clock network of an ASIC. More particularly, a storage medium contains processor executable instructions that enable the processor to perform the processes of the invention and alter the clock network to adjusting the cell delay.


REFERENCES:
patent: 5740067 (1998-04-01), Hathaway
patent: 5849610 (1998-12-01), Zhu
patent: 5980092 (1999-11-01), Merryman et al.
patent: 6014510 (2000-01-01), Burks et al.
patent: 6205572 (2001-03-01), Dupenloup
patent: 6292931 (2001-09-01), Dupenloup
patent: 6367060 (2002-04-01), Cheng et al.
patent: 6425114 (2002-07-01), Chan et al.
patent: 6442737 (2002-08-01), Tetelbaum et al.
patent: 6473890 (2002-10-01), Yasui et al.
patent: 6480994 (2002-11-01), Tetelbaum et al.
patent: 2001/0010092 (2001-07-01), Kato
patent: 2001/0021992 (2001-09-01), Yamashita
I.S.Kourtev et al, Synthesis of clock tree topologies to implement nonzero clock skew schedule, IEE Proc.-Circuits Devices Syst., vol. 146, No. 6, Dec. 1999 pp 321-326.*
M.C. Chi et al, A reliable clock tree design methodology for ASIC designs, ISQED 2000, Proceedings 2000, pp269-274.

Affiliated with

Also associated with

Rating

Changing clock delays in an integrated circuit for skew... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Changing clock delays in an integrated circuit for skew..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Changing clock delays in an integrated circuit for skew... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3050811