Active solid-state devices (e.g. – transistors – solid-state diode – Integrated circuit structure with electrically isolated... – Passive components in ics
Reexamination Certificate
2002-08-23
2004-03-23
Whitehead, Jr., Carl (Department: 2813)
Active solid-state devices (e.g., transistors, solid-state diode
Integrated circuit structure with electrically isolated...
Passive components in ics
Reexamination Certificate
active
06710423
ABSTRACT:
TECHNICAL FIELD
This invention relates to non-volatile resistance variable devices and methods of forming the same.
BACKGROUND OF THE INVENTION
Semiconductor fabrication continues to strive to make individual electronic components smaller and smaller, resulting in ever denser integrated circuitry. One type of integrated circuitry comprises memory circuitry where information is stored in the form of binary data. The circuitry can be fabricated such that the data is volatile or non-volatile. Volatile storing memory devices result in loss of data when power is interrupted. Nonvolatile memory circuitry retains the stored data even when power is interrupted.
This invention was principally motivated in making improvements to the design and operation of memory circuitry disclosed in the Kozicki et al. U.S. Pat. Nos. 5,761,115; 5,896,312; 5,914,893; and 6,084,796, which ultimately resulted from U.S. patent application Ser. No. 08/652,706, filed on May 30, 1996, disclosing what is referred to as a programmable metalization cell. Such a cell includes opposing electrodes having an insulating dielectric material received therebetween. Received within the dielectric material is a fast ion conductor material. The resistance of such material can be changed between highly insulative and highly conductive states. In its normal high resistive state, to perform a write operation, a voltage potential is applied to a certain one of the electrodes, with the other of the electrode being held at zero voltage or ground. The electrode having the voltage applied thereto functions as an anode, while the electrode held at zero or ground functions as a cathode. The nature of the fast ion conductor material is such that it undergoes a chemical and structural change at a certain applied voltage. Specifically, at some suitable threshold voltage, plating of metal from metal ions within the material begins to occur on the cathode and grows or progresses through the fast ion conductor toward the other anode electrode. With such voltage continued to be applied, the process continues until a single conductive dendrite or filament extends between the electrodes, effectively interconnecting the top and bottom electrodes to electrically short them together.
Once this occurs, dendrite growth stops, and is retained when the voltage potentials are removed. Such can effectively result in the resistance of the mass of fast ion conductor material between electrodes dropping by a factor of 1,000. Such material can be returned to its highly resistive state by reversing the voltage potential between the anode and cathode, whereby the filament disappears. Again, the highly resistive state is maintained once the reverse voltage potentials are removed. Accordingly, such a device can, for example, function as a programmable memory cell of memory circuitry.
The preferred resistance variable material received between the electrodes typically and preferably comprises a chalcogenide material having metal ions diffused therein. A specific example is germanium selenide with silver ions. The present method of providing the silver ions within the germanium selenide material is to initially deposit the germanium selenide glass without any silver being received therein. A thin layer of silver is thereafter deposited upon the glass, for example by physical vapor deposition or other technique. An exemplary thickness is 200 Angstroms or less. The layer of silver is irradiated, preferably with electromagnetic energy at a wavelength less than 500 nanometers. The thin nature of the deposited silver enables such energy to pass through the silver to the silver/glass interface effective to break a chalcogenide bond of the chalcogenide material, thereby effecting dissolution of silver into the germanium selenide glass. The applied energy and overlying silver result in the silver migrating into the glass layer such that a homogenous distribution of silver throughout the layer is ultimately achieved.
It can be challenging to etch and to chemical-mechanical polish metal ion containing chalcogenide materials. Accordingly it would be desirable to develop memory cell fabrication methods which avoid one or both of etching or polishing such materials. It would also be desirable to develop alternate methods from that just described which incorporate the metal ions into chalcogenide materials. While the invention was principally motivated in achieving objectives such as these, the invention is in no way so limited. The artisan will appreciate applicability of the invention in other aspects of processing involving chalcogenide materials, with the invention only being limited by the accompanying claims as literally worded and as appropriately interpreted in accordance with the doctrine of equivalents.
SUMMARY
The invention includes non-volatile resistance variable devices and methods of forming the same. In one implementation, a method of metal doping a chalcogenide material includes forming a metal over a substrate. A chalcogenide material is formed on the metal. Irradiating is conducted through the chalcogenide material to the metal effective to break a chalcogenide bond of the chalcogenide material at an interface of the metal and chalcogenide material and diffuse at least some of the metal outwardly into the chalcogenide material. In one implementation, a method of metal doping a chalcogenide material includes surrounding exposed outer surfaces of a projecting metal mass with chalcogenide material. Irradiating is conducted through the chalcogenide material to the projecting metal mass effective to break a chalcogenide bond of the chalcogenide material at an interface of the projecting metal mass outer surfaces and diffuse at least some of the projecting metal mass outwardly into the chalcogenide material. In certain aspects, the above implementations are incorporated in methods of forming non-volatile resistance variable devices.
In one implementation, a non-volatile resistance variable device in a highest resistance state for a given ambient temperature and pressure includes a resistance variable chalcogenide material having metal ions diffused therein. Opposing first and second electrodes are received operatively proximate the resistance variable chalcogenide material. At least one of the electrodes has a conductive projection extending into the resistance variable chalcogenide material.
REFERENCES:
patent: 3622319 (1971-11-01), Sharp
patent: 3743847 (1973-07-01), Boland
patent: 4269935 (1981-05-01), Masters et al.
patent: 4312938 (1982-01-01), Drexler et al.
patent: 4316946 (1982-02-01), Masters et al.
patent: 4320191 (1982-03-01), Yoshikawa et al.
patent: 4405710 (1983-09-01), Balasubramanyam et al.
patent: 4419421 (1983-12-01), Wichelhaus et al.
patent: 4499557 (1985-02-01), Holmberg et al.
patent: 4671618 (1987-06-01), Wu et al.
patent: 4795657 (1989-01-01), Formigoni et al.
patent: 4800526 (1989-01-01), Lewis
patent: 4847674 (1989-07-01), Sliwa et al.
patent: 5177567 (1993-01-01), Klersy et al.
patent: 5219788 (1993-06-01), Abernathey et al.
patent: 5238862 (1993-08-01), Blalock et al.
patent: 5272359 (1993-12-01), Nagasubramanian et al.
patent: 5314772 (1994-05-01), Kozicki
patent: 5315131 (1994-05-01), Kishimoto et al.
patent: 5350484 (1994-09-01), Gardner et al.
patent: 5360981 (1994-11-01), Owen et al.
patent: 5500532 (1996-03-01), Kozicki et al.
patent: 5512328 (1996-04-01), Yoshimura et al.
patent: 5512773 (1996-04-01), Wolf et al.
patent: 5726083 (1998-03-01), Takaishi
patent: 5751012 (1998-05-01), Wolstenholme et al.
patent: 5761115 (1998-06-01), Kozicki et al.
patent: 5789277 (1998-08-01), Zahorik et al.
patent: 5837564 (1998-11-01), Sandhu et al.
patent: 5841150 (1998-11-01), Gonzalez et al.
patent: 5846889 (1998-12-01), Harbison et al.
patent: 5896312 (1999-04-01), Kozicki et al.
patent: 5914893 (1999-06-01), Kozicki et al.
patent: 5920788 (1999-07-01), Reinberg
patent: 5998066 (1999-12-01), Block et al.
patent: 6072716 (2000-06-01), Jacobson et al.
patent: 6077729 (2000-06-01), Harshfield
patent: 6084796 (2000-07-01), Kozicki et al.
pa
Gilton Terry L.
Moore John T.
Dickstein , Shapiro, Morin & Oshinsky, LLP
Dolan Jennifer M.
Jr. Carl Whitehead
LandOfFree
Chalcogenide comprising device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Chalcogenide comprising device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Chalcogenide comprising device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3237500