Centralized, double bandwidth, directional, shared bus...

Details Centralized, double bandwidth, directional, shared bus... Centralized, double bandwidth, directional, shared bus...

2006-06-20

2006-06-20

Shin, Christopher (Department: 2182)

Electrical computers and digital data processing systems: input/

Intrasystem connection

C713S500000, C326S086000, C361S001000, C370S464000

Reexamination Certificate

active

07065593

ABSTRACT:
A low-cost, high-speed, bus-based communication system is provided that includes a master electronics card, a number of slave electronics cards, and a backplane that interconnects the master and the slave electronics cards via a serial bus, a parallel bus and some common signals for clocking and synchronization.

REFERENCES:
patent: 4064486 (1977-12-01), Faber
patent: 5311508 (1994-05-01), Buda et al.
patent: 5444847 (1995-08-01), Iitsuka
patent: 5600803 (1997-02-01), Iitsuka et al.
patent: 5781745 (1998-07-01), Ramelson et al.
patent: 5809258 (1998-09-01), Bemanian et al.
patent: 5857087 (1999-01-01), Bemanian et al.
patent: 5978937 (1999-11-01), Miyamori et al.
patent: 6029208 (2000-02-01), Kim
patent: 6269081 (2001-07-01), Chow et al.
patent: 6883047 (2005-04-01), Warren et al.
patent: 6966009 (2005-11-01), Boduch

Affiliated with

Also associated with

Rating

Centralized, double bandwidth, directional, shared bus... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Centralized, double bandwidth, directional, shared bus..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Centralized, double bandwidth, directional, shared bus... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3657762