Boots – shoes – and leggings
Patent
1988-04-18
1990-08-21
Shaw, Gareth D.
Boots, shoes, and leggings
364488, G06F 100, G06F 750
Patent
active
049512218
ABSTRACT:
A design methodology for digit serial architecture, especially for use in digital signal processing circuitry, includes a cell stack configuration incorporating a variable number of individual operation cells in conjunction with cap and control cells to provide power, control and timing signals. The arrangement employed permits the construction of cell libraries for silicon compilers from a small number of individual components and permits such compilers to generate chip fabrication masks for a plurality of fixed, but initially arbitrary digit size circuit designs.
REFERENCES:
patent: 4584653 (1986-04-01), Chih et al.
patent: 4621339 (1986-11-01), Wagner et al.
patent: 4701860 (1987-10-01), Mader
patent: 4739474 (1988-04-01), Holsztynski
patent: 4791590 (1988-12-01), Ku et al.
VLSI Signal Processing: A Bit-Serial Approach, P. Denyer & D. Renshaw, Chap. 2, "A Silicon Compiler", pp. 29-56, Addison-Wesley Pub. Co., 1985, Reading, MA.
"Custom Design of a VLSI PCM-FDM Transplexer from System Specification to Circuit Layout Using a Computer-Aided Design System", IEEE Journal of Solid State Circuits, vol. SC-21, No. 1, 1986, Feb., pp. 73-85.
"A Silicon Compiler for Digital Signal Processing: Methodology, Implementation & Application", Proc. of IEEE, vol. 75, No. 9, Sept. 1987, pp. 1272-1282.
"Digit-Piplined Arithmetic as Illustrated by the Paste-Up System: A Tutorial", Computer, Apr. 1987, pp. 61-73.
"Techniques to Increase the Computational Throughput of Bit-Serial Architectures", Proceeding of ICASSP 87, pp. 543-546, Apr. 1987.
"Radix-4 Modules for Bit-Serial Computation", IEE Proceedings, vol. 134, No. 6, Nov. 1987, pp. 271-276.
Serial Data Computation, S. G. Smith & P. B. Denyer, copyright 1988, Kluwer Academic Publishers, Boston MA, pp. 140-149.
Corbett Peter F.
Hartley Richard I.
Davis Jr. James C.
General Electric Company
Kulik Paul
Limberg Allen L.
Shaw Gareth D.
LandOfFree
Cell stack for variable digit width serial architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cell stack for variable digit width serial architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cell stack for variable digit width serial architecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1683658