CCD register interface with partial-write mode

Details CCD register interface with partial-write mode CCD register interface with partial-write mode

1975-06-30

1976-10-12

Shaw, Gareth D.

Communications: electrical

Digital comparator systems

307DIG3, G06F 1300, H03K 500

Patent

active

039861724

ABSTRACT:
Interface circuitry for a charged coupled device (CCD) register system. The circuitry enables a PARTIAL-WRITE mode of operation on a CCD storage register. A data bus, which may be bi-directional, is coupled to the sense amplifier of the CCD storage register. The coupling is via interface circuitry responsive to control signals for enabling the register and also enabling a WRITE operation. Discontinuation of the WRITE signals frees the data bus for other uses, thereby allowing for a PARTIAL-WRITE mode of operation. The interface circuitry is simplified so as to require a minimum of space, thereby enhancing the density characteristics of the CCD storage system.

REFERENCES:
patent: 3237164 (1966-02-01), Evans
patent: 3242467 (1966-03-01), Lamy
patent: 3470542 (1969-09-01), Trantanella
patent: 3644901 (1972-02-01), Zingg

Affiliated with

Also associated with

Rating

CCD register interface with partial-write mode does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with CCD register interface with partial-write mode, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CCD register interface with partial-write mode will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-946789