Cascaded logic block architecture for complex programmable...

Details Cascaded logic block architecture for complex programmable... Cascaded logic block architecture for complex programmable...

2005-03-01

2005-03-01

Tokar, Michael (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Array

C326S038000, C326S039000

Reexamination Certificate

active

06861871

ABSTRACT:
Cascadable logic block architectures are disclosed for programmable logic devices, such as for high density and high performance complex programmable logic devices. The logic block architectures provide, for example, clusters or groups of logic blocks that may have cascadable inputs and/or product terms to provide flexible logic width and/or depth capability. The logic block architecture may, for example, be implemented in conjunction with a multi-stage interconnect architecture to provide array fuse density and/or interconnect fuse density savings compared to conventional architectures.

REFERENCES:
patent: 5966027 (1999-10-01), Kapusta et al.
patent: 6100714 (2000-08-01), Xiao et al.
patent: 6184713 (2001-02-01), Agrawal et al.
patent: 6259273 (2001-07-01), Yin et al.
patent: 6348813 (2002-02-01), Agrawal et al.
ispMACH 5000VG Family, 3.3V In-System Programmable SuperBIG, SuperWIDE High Denisty PLDs Datasheet, Lattice Semiconductor Corporation, Dec. 2001.
ispPLD 5000MX Family, 3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD Family Datasheet, Lattice Semiconductor Corporation Mar. 2003.
ispMACH 4000V/B/C/Z Family Data Sheet, Lattice Semicoanductor Corpration, 2003, pp. 1-82 Jan. 2003.
U.S. patent appl. entitled “Programmable Logic Device With Enhanced Wide And Deep Logic Capability”, given ser. No. 10/428,982, filed on May 1, 2003 (Our docket No. M-15104 US).
U.S. patent Appl. entitled “CLPD with Multi-Function Blocks And distributed Memory”, given ser. No. 10/428,889, filed on May 1, 2003 (Our docket No. M-15103 US).
U.S. patent appl. entitled “Multi-Stage Interconnect Architecture For Complex Programmable Logic Devices”, given ser. No. 10/428,888, filed on May 1, 2003 (Our docket No. M-15100 US).

Affiliated with

Also associated with

Rating

Cascaded logic block architecture for complex programmable... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cascaded logic block architecture for complex programmable..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cascaded logic block architecture for complex programmable... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3386012