Electronic digital logic circuitry – Interface – Logic level shifting
Reexamination Certificate
2007-09-11
2007-09-11
Cho, James H. (Department: 2819)
Electronic digital logic circuitry
Interface
Logic level shifting
C326S081000, C326S086000
Reexamination Certificate
active
11170398
ABSTRACT:
A level shifter circuit including first and second circuits and a protection layer. The first circuit receives an input signal and switches first and second nodes to opposite states within a first voltage range between first and second supply voltages. The second circuit switches the third and fourth nodes to opposite states within a second voltage range between third and fourth supply voltages in response to switching of the first and second nodes. The protection layer couples the first and second nodes to third and fourth nodes via respective first and second isolation paths. The isolation paths operate to keep the first and second nodes within the first voltage range and to keep the third and fourth nodes within the second voltage range. Isolation enables the use of thin gate-oxide devices for speed while extending the voltage range beyond the maximum voltage allowable for a single thin gate-oxide device.
REFERENCES:
patent: 5113097 (1992-05-01), Lee
patent: 5450357 (1995-09-01), Coffman
patent: 5650742 (1997-07-01), Hirano
patent: 5698993 (1997-12-01), Chow
patent: 5796313 (1998-08-01), Eitan
patent: 5808480 (1998-09-01), Morris
patent: 5969542 (1999-10-01), Maley et al.
patent: 6242962 (2001-06-01), Nakamura
patent: 6400206 (2002-06-01), Kim et al.
patent: 6414534 (2002-07-01), Wang et al.
patent: 6456110 (2002-09-01), Elamanchili et al.
patent: 6483366 (2002-11-01), Ho
patent: 6489828 (2002-12-01), Wang et al.
patent: 6556061 (2003-04-01), Chen et al.
patent: 6672769 (2004-01-01), Toda et al.
patent: 6696878 (2004-02-01), Haskin
patent: 6774696 (2004-08-01), Clark et al.
patent: 6803801 (2004-10-01), Randazzo et al.
patent: 6819159 (2004-11-01), Lencioni
patent: 2001/0011917 (2001-08-01), Kim et al.
patent: 2001/0043092 (2001-11-01), McDaniel
patent: 2002/0080651 (2002-06-01), Tanzawa et al.
patent: 2002/0084802 (2002-07-01), Elamanchili et al.
patent: 2002/0190776 (2002-12-01), Wang et al.
patent: 2003/0107425 (2003-06-01), Yushan
patent: 2003/0173994 (2003-09-01), Lai et al.
patent: 2004/0217798 (2004-11-01), Lencioni
patent: 2005/0012537 (2005-01-01), Lee
patent: 2005/0040852 (2005-02-01), Mentze et al.
patent: 2005/0040854 (2005-02-01), Mentze et al.
patent: 2007/0001716 (2007-01-01), Sanchez et al.
patent: 0 817 385 (1998-01-01), None
patent: 0817 387 (1998-01-01), None
patent: 0880 230 (1998-11-01), None
patent: 0 884 849 (1998-12-01), None
patent: 0 886 379 (1998-12-01), None
patent: 2002290230 (2004-10-01), None
A high-voltage output driver in a standard 2.5 V 0.25 um CMOS technology; Serneels, B.; Piessens, T.; Stepert, M. Dehaene, W.; Solid-State Circuits Conference, 2004. Digest of Technical Papers. ISSCC. 2004 IEEE International, Feb. 15-19, 2004, pp. 146-518 vol. 1.
High-voltage-tolerant I/O buffers with low-voltage CMOS process; Singh, G.P.; Salem, R.B.′ Solid-State Circuits, IEEE Journal of, vol. 34, Issue: 11, Nov. 1999 pp. 1512-1525.
An 8-Gb/s Capacitively Coupled Receiver With High Common-Mode Rejection for Uncoded Data; Maillard, X.; Kuijk, M.; Solid-State Circuits, IEEE Journal of , vol. 39, Issue: 11, Nov. 2004 pp. 1909-1915.
A low voltage to high voltage level shifter circuit for MEMS application; Pan, D.; Li, H.W.; Wilamowski, B.M.; University/Government/Industry Microelectronics Sumposium, 2003 . . . Proceedings of the 15th Blennial, Jun. 30-Jul. 2003 pp. 128-131.
Low power CMOS level shifters by bootstrapping technique; Tan, S.C.; Sun, X.W.; Electronics Letters, vol. 38, Issue: 16, Aug. 1, 2002; pp. 876-878.
Level shifters for high-speed 1V to 303 V interfaces in a 0.13 pm Cu-interconnection/low-k CMOS technology; Wen-Tai Wang; Ming-Dou Ker; Mi-Chang; Chung-Hui Chen; VLSI Technology, Systems, and Application, 2001. Proceedings of Technical Papers. 2001 International Suymposium on, Apr. 18-20, 2001 pp. 307-310.
A low voltage to high voltage level shifter in a low voltage, 0.25/spl mu/m PD DOI process; Mentze, E.J.; Buck, K.M.; Hess, H.L.; Cox, D.; Mojarradi, M.; VLSI, 2004. Proceedings. IEEE Computer society Annual Symposium on, Feb. 19-20, 2004 pp. 218-221.
A CMOS PLL Using Current-Adjustable Charge-Pump and On-Chip Loop Filter with Initialization Circuit Zhao-Hui, Ren Jonuan, Zhang Qianling, Asic and System State Key Lab, Fudan University, 200433, P.R. China pp. 728-731 Month: N/A Year: 2003.
Greaves Carlos A.
Nissen Jim P.
Sanchez Hector
Tang Xinghai
Cho James H.
Crawford Jason
Freescale Semiconductor Inc.
Stanford Gary R.
LandOfFree
Cascadable level shifter cell does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cascadable level shifter cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cascadable level shifter cell will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3756959