Cas latency select utilizing multilevel signaling

Details Cas latency select utilizing multilevel signaling Cas latency select utilizing multilevel signaling

2005-04-12

2005-04-12

Elamin, A. (Department: 2116)

Electrical computers and digital processing systems: support

Computer power control

C713S320000, C713S323000, C713S324000, C713S340000, C713S600000, C365S189020, C365S189090, C365S230020, C365S230030, C365S233100, C365S193000, C711S105000, C711S170000

Reexamination Certificate

active

06880094

ABSTRACT:
A method of selecting CAS latencies in a system. Specifically, a system which includes a plurality of memory modules is provided. Because different memory modules may have different CAS latencies, multilevel signaling is used to standardize the CAS latencies throughout the system. A static pin is provided on each memory device such that a drive signal can be received. The voltage level of the drive signal corresponds to a selected CAS latency for the system.

REFERENCES:
patent: 5278974 (1994-01-01), Lemmon et al.
patent: 6101149 (2000-08-01), Park et al.
patent: 6338113 (2002-01-01), Kubo et al.

Affiliated with

Also associated with

Rating

Cas latency select utilizing multilevel signaling does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cas latency select utilizing multilevel signaling, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cas latency select utilizing multilevel signaling will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3417300